Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2003-06-24
2008-10-21
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C703S016000
Reexamination Certificate
active
07441219
ABSTRACT:
The present invention enables a user to create, modify, simulate and save an electrical circuit using an Internet browser over an Internet connection. The user can change the connectivity of the circuit as well as add and/or remove components in a free form manner. The schematic is displayed within a web page on the user's machine with which the user may interact. Block symbols may be used to represent at least a portion of the schematic.
REFERENCES:
patent: 4675832 (1987-06-01), Robinson et al.
patent: 5526517 (1996-06-01), Jones et al.
patent: 5673198 (1997-09-01), Lawman et al.
patent: 5883807 (1999-03-01), Fanjoy
patent: 6070195 (2000-05-01), Yamamoto
patent: 6115034 (2000-09-01), Tanaka et al.
patent: 6230305 (2001-05-01), Meares
patent: 6401230 (2002-06-01), Ahanessians et al.
patent: 6449762 (2002-09-01), McElvain
patent: 6502229 (2002-12-01), Lee et al.
patent: 6530065 (2003-03-01), McDonald et al.
patent: 6539533 (2003-03-01), Brown et al.
patent: 6546536 (2003-04-01), Nolan
patent: 6564365 (2003-05-01), Argyres
patent: 6609227 (2003-08-01), Bradley et al.
patent: 6615400 (2003-09-01), Lukanc
patent: 6675366 (2004-01-01), Nolan
patent: 6678877 (2004-01-01), Perry et al.
patent: 6751781 (2004-06-01), Lin et al.
patent: 6810425 (2004-10-01), Yamamoto
patent: 6851094 (2005-02-01), Robertson et al.
patent: 6904571 (2005-06-01), Schmidt et al.
patent: 6907583 (2005-06-01), Abt et al.
patent: 6931369 (2005-08-01), Perry et al.
patent: 6948145 (2005-09-01), Brown et al.
patent: 6957413 (2005-10-01), McKeone et al.
patent: 6980211 (2005-12-01), Lin et al.
patent: 7133819 (2006-11-01), Hutton
patent: 7136796 (2006-11-01), Jakatdar et al.
patent: 7168041 (2007-01-01), Durrill et al.
patent: 7171642 (2007-01-01), Weber
patent: 2001/0001881 (2001-05-01), Mohan et al.
patent: 2002/0078421 (2002-06-01), Bradley et al.
patent: 2002/0083400 (2002-06-01), Chung et al.
patent: 2002/0138817 (2002-09-01), Lee et al.
patent: 2002/0144228 (2002-10-01), Uchida et al.
patent: 2003/0079010 (2003-04-01), Osborn
patent: 2003/0121019 (2003-06-01), Brown et al.
patent: 2003/0140321 (2003-07-01), Lin et al.
patent: 2003/0163295 (2003-08-01), Jakatdar et al.
patent: 2004/0066922 (2004-04-01), Castro et al.
patent: 2005/0278670 (2005-12-01), Brooks et al.
patent: 2006/0195510 (2006-08-01), McNally
Markelov et al., “Aspects of using WML while Developing the Micro-PC Schematic 2003”, Proceedings of the 7th International Conference on CAD Systems in Microelectronics, Feb. 18-22, 2003.
Yen et al., “A Web-Based, Collaborative, Computer-Aided Sequential Control Design Tool”, IEEE Control Systems Magazine, vol. 23, No. 2, Apr. 2003, pp. 14-19.
Dalpasso et al., “Specification and Validation of Distributed IP-Based Designs with JavaCAD”, Proceedings of Design, Automation and Test in Europe Conference and Exhibition, Mar. 9, 1999, pp. 684-688.
Lee et al., “CADIC: Computer-Aided Design on Internet with Cryptosystem”, 1998 IEEE International Conference on Systems, Man, and Cybernetics, vol. 3, Oct. 11, 1998, pp. 2670-2674.
Rao et al., “Web-Based Network Analysis and Design”, ACM Transactions on Modeling and Computer Simulation, vol. 10, No. 1, Jan. 2000, pp. 18-38.
Benini et al., “Distributed EDA Tool Integration: the PPP Paradigm”, 1996 IEEE International Conference on Computer Design: VLSI in Computers and Processors, Oct. 7, 1996, pp. 448-453.
Chan et al., “WELD—an Environment for Web-based Electronic Design”, Proceedings of 1998 Design Automation Conference, Jun. 15, 1998, pp. 146-151.
Saha et al., “Web-based Distributed VLSI Design”, 1998 Proceedings of the Eleventh International Conference on VLSI Design, Jan. 4, 1998, pp. 449-454.
Wirthlin et al., “IP Delivery for FPGAs Using Applets and JHDL”, 2002 Proceedings of 39th Design Automation Conference, Jun. 10, 2002, pp. 2-7.
Marinova et al., “A Distributed System for Circuit Simulation”, 2001 TELSIKS 5th International Conference on Telecommunications in Modern Satellite, Cable and Broadcasting Service, vol. 2, Sep. 19, 2001, pp. 467-470.
Brglez et al., “A Universal Client for Distributed Networked Design and Computing”, DAC, Jun. 18, 2001, pp. 401-406.
Petrenko, “Teleworking in Computer-Aided Circuit Design”, CADSM 2003, Feb. 18, 2003, pp. 25-29.
Drofenik et al., “Interactive Power Electronics Seminar IiPES)-a Web-based Introductory Power Electronics Course Employing Java-Applets”, 2002 IEEE 33rd Annual Power Electronics Specialists Conference, vol. 2, Jun. 23, 2002, pp. 443-448.
Geppert, “IC Design on the World Wide Web”, IEEE Spectrum, vol. 35, No. 6, Jun. 1998, pp. 45-50.
Lin, “Computing Brokerage and Its Application in VLSI Design”, Proceedings of the ASP-DAC '97, Asia and South Pacific Design Automation Conference, Jan. 28, 1997, pp. 65-69.
Garrett Wanda Carol
Garrison Martin
Gibson Phillip
Lee Benjamin H.
Levin Richard
Kik Phallaka
Merchant & Gould
National Semiconductor Corporation
LandOfFree
Method for creating, modifying, and simulating electrical... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for creating, modifying, and simulating electrical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for creating, modifying, and simulating electrical... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3994614