Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-05-29
2007-05-29
Garbowski, Leigh M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
09896059
ABSTRACT:
A system and method for designing ICs, including the steps of: analyzing and optimizing a target IC design based on design-specific objectives; partitioning the optimized target IC design into pre-defined standard-cells from one or more libraries and creating design-specific cells specifically having unique functionality and characteristics not found amongst the standard-cells; identifying and determining a minimal subset of the standard-cells and design-specific cells, the interconnection of which represents the target IC design; generating the necessary views, including layout and characterizing of the design-specific cells included in a unique, minimal subset, wherein the IC design is subject to objectives and constraints of the target IC.
REFERENCES:
patent: 5706205 (1998-01-01), Masuda et al.
patent: 5712793 (1998-01-01), Scepanovic et al.
patent: 5796128 (1998-08-01), Tran et al.
patent: 5805860 (1998-09-01), Parham
patent: 5898595 (1999-04-01), Bair et al.
patent: 5923569 (1999-07-01), Kumashiro et al.
patent: 6051031 (2000-04-01), Shubat et al.
patent: 6184718 (2001-02-01), Tran et al.
patent: 6249902 (2001-06-01), Igusa et al.
patent: 6301692 (2001-10-01), Kumashiro et al.
patent: 6308309 (2001-10-01), Gan et al.
patent: 6311316 (2001-10-01), Huggins et al.
patent: 6493863 (2002-12-01), Hamada et al.
patent: 6496972 (2002-12-01), Segal
patent: 6536028 (2003-03-01), Katsioulas et al.
patent: 7003738 (2006-02-01), Bhattacharya et al.
Premal Buch et al., Logic Synthesis for Large Pass Transistor Circuits, IEEE/ACM International Conference on Computer-Aided Design, pp. 663-670, Nov. 1997.
R. Murgai et al., Sequential Synthesis for Table Look Up PGA's, Proceedings of Euro ASIC '92, pp. 32-37, Jun. 1992.
E.M. Sentovich et al., SIS: A System for Sequential Circuit Synthesis, Electronics Research Library, University of California, Berkeley, 1992, pp. 1-45.
J. P. Fishburn and A. E. Dunlop, AT&T Bell Laboratories, “TILOS: A Posynomial Programming Approach to Transistor Sizing”, p. 326-328, IEEE, 1985.
George et al., “Power Analysis and Characterization for Semi-Custom Design”, p. 215-218, IWLPD'94 Workshop Proceedings.
Ken Scott and Kurt Keutzer, “Improving Cell Libraries for Synthesis”, IEEE 1994 Custom Integrated Circuits Conference.
Kanwar Jit Singh, “Performance Optimization of Digital Circuits”, B. Tech (Indian Institute of Technology, Kanpur) 1986 and University of California at Berkeley 1992.
Randal Bryant, “Symbolic Boolean Manipulation with Ordered Binary-Decision Diagrams”, ACM Computing Surveys, vol. 24, No. 3, pp. 293-318 (pp. 1-52), Sep. 1992.
D. G. Chinnery and K. Keutzer, “Closing the Gap Between ASIC and Custom: An ASIC Perspective”, University of California at Berkley, 2000.
Olivier Coudert, Ramsey Haddad and Srilatha Manne, “New Algorithms for Gate Sizing: A Comparative Study”, Design Automation conference, 1996.
William J. Dally, and Andrew Chang, “The Role of custom Design in ASIC Chips”, Design Automotive Conference, 2000.
Cadabradesign.com, “Library Creation Firms Pair-Up”, Press Release, 2000.
Chris Edwards, “EDA Vendors Rethink Standard-Cell Libraries”, EEDesign, 2000.
Mahesh Ketkar, Kishore Kasamsetty, and Sachin Sapatnekar, “Convex Delay Models for Transistor Sizing”, Electronics Times, 2000.
R. Panda et al., “Migration: A New Technique to Improve Synthesized Designs Through Incremental Customization”, Proc. 35thDesign Automation Conference, 1998.
K. L. Shephard et al., “Design Methodology for the S/390 Parallel Enterprise Server G4 Microprocessor”, IMM Journal of Research and Development, 1997.
Tanner EDA, “Technology Files and Libraries: Digital Standard Cell Libraries”, Tanner.com, 2001.
Bhattacharya Debashis
Boppana Vamsi
Roy Jayanta
Roy Rabindra
Garbowski Leigh M.
Ohlandt Greeley Ruggiero & Perle L.L.P.
Zenasis Technologies, Inc.
LandOfFree
Method for automated design of integrated circuits with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for automated design of integrated circuits with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for automated design of integrated circuits with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3760645