Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1999-06-07
2000-09-12
Pham, Long
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438217, 438276, 438289, 257370, H01L 218238
Patent
active
061177172
ABSTRACT:
A method of forming an intermediate semiconductor structure as part of a BiCMOS process to provide for improved anti-punch-through (APT) protection and improved threshold-voltage (Vt) adjustment for the MOS devices of the structure. The method includes the fabrication of a split polysilicon layer and the introduction of APT and Vt related carriers after formation of the gate oxide layer. The intermediate structure includes the gate oxide layer and a protective amorphous silicon layer formed on the surface of the gate oxide layer in an in situ process. The protective amorphous structure is formed to protect the integrity of the gate oxide layer during subsequent acid washes associated with the BiCMOS process. The amorphous layer may be deposited in a thickness substantially less than that associated with prior spilt polycrystalline silicon processes. This allows for introduction of the APT and Vt related carriers using relatively standard implanting equipment. After acid washing is completed the amorphous layer is converted into polysilicon in subsequent polycrystalline silicon layer stages.
REFERENCES:
patent: 4784966 (1988-11-01), Chen
patent: 4789883 (1988-12-01), Cox et al.
patent: 4943537 (1990-07-01), Harrington
patent: 5238849 (1993-08-01), Sato
patent: 5346835 (1994-09-01), Malhi et al.
patent: 5348896 (1994-09-01), Jang et al.
patent: 5407839 (1995-04-01), Maruo
patent: 5648288 (1997-07-01), Williams et al.
patent: 5661048 (1997-08-01), Davies et al.
patent: 5670401 (1997-09-01), Tseng
patent: 5677217 (1997-10-01), Tseng
patent: 5688722 (1997-11-01), Harrington
patent: 5702967 (1997-12-01), Tseng
patent: 5747368 (1998-05-01), Yang et al.
patent: 5763317 (1998-06-01), Lee et al.
patent: 5792699 (1998-08-01), Tsui
patent: 5891794 (1999-04-01), Ibok
"A Novel CMOS Process Utilizing After-Gate-Implantation Process", by Mikoshiba, et al., 1986 Symposium VLSI Tech Digest of Tech Papers, p. 41, 1986.
"A Study of Boron Doping Profile Control for a Low Vt Device Used in the Advanced Low Power, High Speed Mixed-Signal IC",Flessner, et al., 1998 IEEE/SEMI Advanced Semiconductor Manufacturing Conference, p. 423, Aug. 1998.
Carbone Thomas A.
Hulfachor Ronald
Atwood Pierce
Caseiro Chris A.
Fairchild Semiconductor Corporation
Pham Long
LandOfFree
Method for after gate implant of threshold adjust with low impac does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for after gate implant of threshold adjust with low impac, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for after gate implant of threshold adjust with low impac will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-95465