Method, apparatus, and program for minimizing invalid cache...

Details Method, apparatus, and program for minimizing invalid cache... Method, apparatus, and program for minimizing invalid cache...

2007-11-19

2010-10-19

Suryawanshi, Suresh K (Department: 2115)

Electrical computers and digital processing systems: support

Synchronization of clock or timing signals, data, or pulses

C713S375000, C375S356000

Reexamination Certificate

active

07818600

ABSTRACT:
A distributed cache management system that minimizes invalid cache notification events is provided. A cache management system in a sending device processes outgoing cache notification events by adding information about the source server's clock. A cache management system in the receiving device then uses this information to adjust event information once the event is received.

REFERENCES:
patent: 4021784 (1977-05-01), Kimlinger
patent: 4337463 (1982-06-01), Vangen
patent: 4827401 (1989-05-01), Hrustich et al.
patent: 5909689 (1999-06-01), Van Ryzin
patent: 5918040 (1999-06-01), Jarvis
patent: 5970107 (1999-10-01), Bleiweiss et al.
patent: 6170013 (2001-01-01), Murata
patent: 6256712 (2001-07-01), Challenger et al.
patent: 6446092 (2002-09-01), Sutter
patent: 6470057 (2002-10-01), Hui et al.
patent: 6792507 (2004-09-01), Chiou et al.
patent: 6810259 (2004-10-01), Zhang
patent: 7003587 (2006-02-01), Battat et al.
patent: 7043651 (2006-05-01), Aweya et al.
patent: 9940514 (1999-08-01), None
Abali et al., “Clock Synchronization on a Multicomputer”, Journal of Parallel and Distributed Computing, 40(1), 197, pp. 1-31.
Min et al., “Design and Analysis of a Scalable Cache Coherence Scheme Based on Clocks and Timestamps”, IEEE Transactions on Parallel and Distributed Systems, vol. 3, No. 1, Jan. 1992, pp. 25-44.
IBM Research Disclosure, “Timestamp Method for Ensuring that Content Matches Notification in a Pull-Based Web Content Distribution System”, Apr. 2002, pp. 702-703.
IBM Technical Disclosure Bulletin, “Dynamic Timer Algorithm for Caching Quota Information on OS/2 Distributed File System Client”, vol. 37, No. 04B, Apr. 1994, pp. 467-469.
IBM Technical Disclosure Bulletin, “Technique for Parallel Trace-Driven Multiprocessor Cache Simulation with Write Invalidate”, vol. 33, No. 3A, Aug. 1990, pp. 174-178.

Affiliated with

Also associated with

Rating

Method, apparatus, and program for minimizing invalid cache... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method, apparatus, and program for minimizing invalid cache..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, apparatus, and program for minimizing invalid cache... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4228219