Electrical computers and digital processing systems: processing – Processing control – Specialized instruction processing in support of testing,...
Reexamination Certificate
2006-03-28
2008-10-28
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Specialized instruction processing in support of testing,...
C703S022000
Reexamination Certificate
active
07444499
ABSTRACT:
A method and system for trace generation using memory index hashing. A method may include generating an extended trace representative of M threads of instruction execution from a trace representative of N threads of instruction execution, where N and M are integers, N≧1 and M>N, and where each of the N threads of the trace includes memory references to respective memory addresses. Generating the extended trace from the trace may include replicating the N threads to generate the M threads, assigning a respective identifier to each of the M threads, and for a given one of the M threads, hashing a first portion of each of the respective addresses dependent upon the respective identifier of the given thread, where the first portion of each of the respective addresses corresponds to at least part of an index of a memory structure shared by at least two of the M threads.
REFERENCES:
patent: 6145121 (2000-11-01), Levy et al.
patent: 6687883 (2004-01-01), Berry et al.
patent: 6725448 (2004-04-01), Moriya et al.
patent: 6766511 (2004-07-01), Berry et al.
patent: 6789156 (2004-09-01), Waldspurger
patent: 6854051 (2005-02-01), Mukherjee
patent: 6931516 (2005-08-01), Douglas et al.
patent: 6938252 (2005-08-01), Baylor et al.
patent: 6952664 (2005-10-01), Lahiri et al.
patent: 6988263 (2006-01-01), Hussain et al.
patent: 7137120 (2006-11-01), Armstrong et al.
patent: 2003/0005271 (2003-01-01), Hsu et al.
patent: 2003/0033511 (2003-02-01), Akkary et al.
patent: 2004/0255045 (2004-12-01), Lim et al.
patent: 2005/0138471 (2005-06-01), Okbay et al.
patent: 2005/0144602 (2005-06-01), Ngai et al.
patent: 2006/0112261 (2006-05-01), Yourst
Black, Bryan etal. The Block-based Trace Cache, 1999, IEEE, pp. 196-207.
U.S. Appl. No. 10/881,714, (Grohoski et al.).
Lisa Hsu, et al., “Exploring the cache design space for large scale CMPs,” ACM SIGARCH Computer Architecture News, vol. 33, issue 4 (Nov. 2005), 10 pages.
Xiaohan Qin, et al., “A comparative study of conservative and optimistic trace-driven simulations,” Proceedings of the 28th Annual Simulation Symposium (1995), 9 pages.
John D. Davis, et al., “The RASE (Rapid, Accurate Simulation Environment) for Chip Multiprocessors,” ACM SIGARCH Computer Architecture News, vol. 33, Issue 4 (Nov. 2005), 10 pages.
Davis John D.
Fu Cong
Coleman Eric
Kowert Robert C.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Petro Anthony M.
Sun Microsystems Inc.
LandOfFree
Method and system for trace generation using memory index... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for trace generation using memory index..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for trace generation using memory index... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4018744