Electrical computers and digital processing systems: memory – Address formation – Varying address bit-length or size
Reexamination Certificate
2007-07-03
2007-07-03
Peikari, B. James (Department: 2189)
Electrical computers and digital processing systems: memory
Address formation
Varying address bit-length or size
Reexamination Certificate
active
10460462
ABSTRACT:
A method and system where a hardware platform such as a disk drive is formatted to the largest block length it is desired to read from or write to. Using commands, data can be accessed from the drive in any block length that is equal to or less than the formatted block length.
REFERENCES:
patent: 4790025 (1988-12-01), Inoue et al.
patent: 5737745 (1998-04-01), Matsumoto et al.
patent: 5892939 (1999-04-01), Call et al.
patent: 6016544 (2000-01-01), Henry et al.
patent: 6292855 (2001-09-01), Johnson et al.
patent: 6339822 (2002-01-01), Miller
patent: 6571330 (2003-05-01), McGrath et al.
patent: 6898697 (2005-05-01), Gao et al.
patent: 2002/0062408 (2002-05-01), Jahnke et al.
patent: 2002/0065982 (2002-05-01), Colligan
patent: 2002/0095277 (2002-07-01), Thiesson et al.
patent: 2003/0236944 (2003-12-01), Thompson et al.
patent: 5173720 (1993-07-01), None
Forrer, Jr. Thomas R.
Moore Jason Eric
Zuzuarregui Abel Enrique
Garg Rakesh
Handelsman Libby Z.
International Business Machines - Corporation
Peikari B. James
Yee Duke W.
LandOfFree
Method and system for simultaneously supporting different... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for simultaneously supporting different..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for simultaneously supporting different... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3736992