Method and system for simulating a modular test system

Details Method and system for simulating a modular test system Method and system for simulating a modular test system

2007-04-24

2007-04-24

Decady, Albert (Department: 2138)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S741000

Reexamination Certificate

active

10917711

ABSTRACT:
A method for simulating a modular test system is disclosed. The method includes providing a controller, where the controller controls at least one vendor module and its corresponding device under test (DUT) model, creating a simulation framework for establishing standard interfaces between the at least one vendor module and its corresponding DUT model, configuring the simulation framework, and simulating the modular test system using the simulation framework.

REFERENCES:
patent: 4807161 (1989-02-01), Comfort et al.
patent: 5488573 (1996-01-01), Brown et al.
patent: 5892949 (1999-04-01), Noble
patent: 6028439 (2000-02-01), Arkin et al.
patent: 6195774 (2001-02-01), Jacobson
patent: 6405364 (2002-06-01), Bowman-Amuah
patent: 6427223 (2002-07-01), Kim et al.
patent: 6601018 (2003-07-01), Logan
patent: 2002/0073375 (2002-06-01), Hollander
patent: 2003/0005375 (2003-01-01), Krech, Jr. et al.
patent: 2003/0217343 (2003-11-01), Rajsuman et al.
patent: 2004/0210798 (2004-10-01), Higashi
patent: 2004/0225459 (2004-11-01), Krishnaswamy et al.
patent: 2005/0022087 (2005-01-01), Pramanick et al.
patent: 2005/0154551 (2005-07-01), Pramanick et al.
patent: 10031536 (2001-01-01), None
patent: 03130839 (1991-06-01), None
patent: WO-2004/072669 (2004-08-01), None
patent: WO-2004/072670 (2004-08-01), None
Chang, E. et al. (1998). “A Scalable Architecture for VLSI Test,”IEEE, Proceedings International Test Conference 1998, Washington, DC. Paper 20.2, pp. 500-506.
Conti, D. R. (2002). “Mission Impossible? Open Architecture ATE,”IEEE, Proceedings International Test Conference 2002, Washington, DC. Panel 5.1, p. 1207.
Evans, A.C. (1999). “Applications of Semiconductor Test Economics, and Multisite Testing to Lower Cost of Test,”IEEE, Proceedings International Test Conference 1999, Washington, DC. Paper 5.2, pp. 113-123.
Mirizzi, D.J. et al. (1993). “Implementation of Parrellelsite Test on an 8-Bit Configurable Microcontroller,”IEEE, Proceedings International Test Conference 1993, Washington, DC. Paper 8.3, pp. 226-235.
Perez, S.M. (2002). “The Consequences of an Open ATE Architecture,”IEEE, Proceedings International Test Conference 2002, Washington, DC. Panel P5.4, p. 1210.
Schoettmer, U. et al. (1995). “Challenging the ‘High Performance—High Cost’ Paradigm in Test,”IEEE, Proceedings International Test Conference 1995, Washington, DC. Paper 37.1, pp. 870-879.
Simpson, W.R. (1995). “Cutting the Cost of Test; the Value-added Way,”IEEE, Proceedings International Test Conference 1995, Washington, DC. Paper 41.2, p. 921.
West, B.G. (2002). “Open ATE Architecture: Key Challenges,”IEEE, Proceedings International Test Conference 2002, Washington, DC. Panel P5.6, p. 1212.
Fan, D. et al. (2003). “Case Study—Using STIL as Test Pattern Language,”NPTest, Inc. LLC, ITC International Test Conference, 32:3, pp. 811-817.
Fan, D. et al. (2003). “Case Study—Using STIL as Test Pattern Language,”NPTest, Inc. LLC, ITC International Test Conference, Paper 32:3, pp. 811-817.
Perez, S.M. et al. (Jul. 16, 2003). “Open Architecture Test System: The New Frontier,”28th IEEE/CPMI/SEMI International Electronics Manufacturing Technology Symposium, San Jose, CA, Jul. 16-18, 2003, pp. 211-214.
International Search Report mailed on Sep. 16, 2005 for PCT Application No. PCT/JP2005/009809 filed on May 23, 2005, 4 pages.
Portelli, B. et al. (May 22, 1989). “Demonstration of Avionics Module Exchangeability via Simulation (DAMES) Program Overview,”Proceedings of the IEEE 1989 Natl Aerospace and Elect. Conf. (NAECON 1989), Dayton, OH, vol. 2:660-667.
Rajsuman, R. (Jan. 30, 2004). “An Overview of the Open Architecture Test System,”Proceedings of the 2nd IEEE Intl Workshop on Elect. Design, Test, and Applications(Delta'04), pp. 1-6.
Semiconductor Test Consortium. “ATE Open Architecture Initiative,” (Oct. 8, 2002). located at <http://www.semitest.org/site/News/News—Files/file—news2> last visited on Mar. 8, 2006, 12 pages.

Affiliated with

Also associated with

Rating

Method and system for simulating a modular test system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for simulating a modular test system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for simulating a modular test system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3789087