Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-09-02
1999-10-26
Cabeca, John W.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711168, 711167, 711163, 711145, 711128, G06F 1316
Patent
active
059745053
ABSTRACT:
A method and system for reducing power consumption of a non-blocking cache memory within a data processing system is disclosed. In accordance with a method and system of the present disclosure, a detection unit, having several index-matching bits, is associated with the cache memory within the data processing system. A determination is made as to whether or not there is a match in the cache memory, in response to an occurrence of a cache request while the cache memory is performing a linefill operation. In response to a determination that there is not a match for the cache request in the cache memory, another determination is made as to whether or not there is a match for the cache request with a block of information within the ongoing linefill operation. In response to a determination that there is a match for the cache request with a block of information within the ongoing linefill operation, one of the index-matching bits is set and clocks to the cache memory are turned off temporarily in order to reduce power consumption by the cache memory.
REFERENCES:
patent: 5420808 (1995-05-01), Alexander et al.
patent: 5671444 (1997-09-01), Akkary et al.
patent: 5761715 (1998-06-01), Takahashi
patent: 5809314 (1998-09-01), Carmean et al.
patent: 5845309 (1998-12-01), Shirotori et al.
Power PC 604 RISC Microprocessor User's manual, "Cache and Bus Interface Unit Operation," Chapter 3, pp. 1-18.
Sonya Gary et al., "PowerPC 603, A Microprocessor for Portable Computers," IEEE Design and Test of Computers, 1994, pp. 14-23.
Kuttanna Belliappa Manavattira
Patel Rajesh Bhikhubhai
Cabeca John W.
Dillon Andrew J.
International Business Machines - Corporation
Laugjahr David
Motorola Inc.
LandOfFree
Method and system for reducing power consumption of a non-blocki does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for reducing power consumption of a non-blocki, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for reducing power consumption of a non-blocki will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-776201