Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
1999-10-27
2004-02-17
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S728000
Reexamination Certificate
active
06694466
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
A method and system are described for improving the test quality of a scan-based BIST.
2. Description of Related Art
The test schemes for scan-based BIST can be classified as either test-per-clock or test-per-scan, see V. D. Agrawal, C. R. Kime, and K. K. Saluja, “A Tutorial on Built-In Self-Test, Part 2: Applications,”
IEEE Design
&
Test of Computers
, vol. 10, no. 22, pp. 69-77, June 1993. In test-per-clock BIST, a test vector is applied and its response is compressed every clock cycle. The examples of test-per-clock BIST are BILBO-based design, see B. Konemann, J. Mucha, and C. Zwiehoff, “Built-In Logic Block Observation Technique,”
Digest of Papers
1979
Test Conf
., pp. 37-41, October 1979 and circular BIST, see Krasniewski and S. Pilarski, “Circular Self-Test Path: A Low-Cost BIST Technique for VLSI Circuits,”
IEEE Trans. on CAD
, vol. 8, no. 1, pp. 46-55, January 1989. In test-per-scan BIST, a test vector is applied and its response is captured into the scan chains only after the test is scanned into the scan chains. The well-known STUMPS architecture, see P. H. Bardell and W. H. McAnney, “Self-Testing of Multichip Logic Modules,”
Digest of Papers
1982
Int'l Test Conf
., pp. 200-204, November 1982, falls into this category. There are tradeoffs between these two test application schemes in terms of area overhead, performance degradation, and test application time. The test-per-clock BIST typically has shorter test time but incurs higher area and performance overheads than test-per-scan BIST.
SUMMARY OF THE INVENTION
PSBIST is proposed to incorporate partial-scan and pseudo-random testing into the scan-based BIST, see C.-J. Lin, Y. Zorian, and S. Bhawmik, “Integration of Partial Scan and Built-In Self-Test,”
JETTA
, vol. 7, no. 1-2, pp. 125-137, August 1995. The test application scheme of PSBIST is a combination of test-per-clock BIST and test-per-scan BIST. It results in shorter test time without increasing the area and performance overheads comparing to the conventional test-per-scan BIST. This work is based on the PSBIST architecture. Unlike PSBIST (or any other test-per-scan BIST) which always applies a single capture cycle after scanning in a new test pattern, it is proposed to apply multiple capture cycles after each scan sequence. It has been observed that applying a different number of capture cycles per scan can help to detect a different subset of faults. A general test application scheme is now proposed—multiple test sessions with a unique number of capture cycles per scan in each session—for PSBIST. A procedure of finding the optimal parameters (i.e. the number of test sessions and the number of capture cycles per scan in each session) of the test scheme for a given circuit is described in detail. The proposed scheme has been implemented and experimented on ISCAS89 benchmark circuits using an industrial scan-based BIST system, psb2. The results presented at the end of this detailed description illustrate the effectiveness of the proposed approach.
REFERENCES:
patent: 5173906 (1992-12-01), Dreibelbis et al.
patent: 5448166 (1995-09-01), Parker et al.
patent: 5450414 (1995-09-01), Lin
patent: 5510704 (1996-04-01), Parker et al.
patent: 5524114 (1996-06-01), Peng
patent: 5592493 (1997-01-01), Crouch et al.
patent: 5636227 (1997-06-01), Segars
patent: 5663967 (1997-09-01), Lindberg et al.
patent: 5748497 (1998-05-01), Scott et al.
patent: 5991909 (1999-11-01), Rajski et al.
patent: 6148425 (2000-11-01), Bhawmik et al.
patent: 6327685 (2001-12-01), Koprowski et al.
C.-J. Lin, Y. Zorian and S. Bhawmik, “PSBIST: A partial-scan based built-in self-test scheme”, IEEE Proceedings International Test Conference, Oct. 17-21, 1993, Page(s).: 507-516.*
S. Narayanan, R. Gupta and M.A. Breuer, “Optimal configuring of multiple scan chains”, IEEE Transactions on Computers, vol.: 42 Issue: 9, Sep. 1993, Page(s).: 1121-1131.*
Cheng, Kwang-Ting and Lin, Cheh-Jen, Timing-Driven Test point Insertion for Full-Scan and Partial-Scan BIST, IEEE 1995.*
Narayanan, S. and Das, A. “An efficient scheme to diagnose scan chains”; Proceedings International Test Conference, 1997, pp.: 704-713.*
Agrawal et al, “A Tutorial on Built-in Self-Test, Part 2: Applications”,IEEEE Design&Test of Computers, vol. 10, No. 22, pp. 69-77, Jun. 1993.
Lin et al, “Integration of Partial Scan and Built-In Self-Test”,Jetta, vol. 7, No. 1-2, pp. 125-137, Aug. 1995.
Tamarapalli et al, “Constructive Multi-Phases Test Point Insertion for Scan-Based BIST”,Proc. of ITC, pp. 649-658, Oct. 1996.
Tsai et al., “An Almost Full-scan BIST Solution—Higher Fault Coverage and Shorter Test Application Time”,Proc. of ITC, pp. 1065-1073, Oct. 1998.
Cheng et al, “Timing-Driven Test Point Insertion for Full-Scan and Partial-Scan BIST”,Proc. of ITC, pp. 506-514, Oct. 1995.
Tsai et al, “A Hybrid Algorithm for Test Point Selection for Scan-Based NBIST”Proc. of DAC, pp. 478-483, Jun. 1997.
Bardell, “Design Considerations for Parallel Pseudorandom Pattern Generators”, Feb. 1990, vol. 1:200-204.
Pomeranz, “3-weight Pseudo Random Test Generation Based on a Deterministic Test Set for Comb. and Sequential Circuits”, Jul. 1993, vol. 24:1050-1058.
Konemann et al., “Built in Logic Observation Technique”, 1979, Digest of Papers of 1979 Test Con.: 3.
Bardell et al., “Self-Testing of Multichip Logic Modules”, 1982, 1982 IEEE Test Conference, Paper 9.3.
Bershteyn, “Calculation of Multiple Sets of Weights for Weighted Random Testing”, International Test Conference 1993, Paper 45.3.
Zorian, “Programmable Space Compaction for BIST”, pp. 340-349.
Waicukauski et al., “Fault Detection Effectiveness of Weighted Random Patterns”, 1988 International Test Conference, Paper 15.2:245-255.
Kapur et al., “A Weighted Random Pattern Generation System”; IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 15:1020-1025.
Bhawmik Sudipta
Cheng Kwang-Ting
Tsai Huan-Chih
Agere Systems Inc.
De'cady Albert
Gruzdkov Yuri
Mendelsohn Steve
Torres Joseph D.
LandOfFree
Method and system for improving the test quality for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for improving the test quality for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for improving the test quality for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3315082