Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2002-08-29
2004-11-16
Moazzami, Nasser (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C710S052000
Reexamination Certificate
active
06820181
ABSTRACT:
TECHNICAL FIELD
This invention relates to memory systems, and, more particularly, to a memory system having several memory modules each of which includes a memory hub coupled to several memory devices.
BACKGROUND OF THE INVENTION
Computer systems use memory devices, such as dynamic random access memory (“DRAM”) devices, to store instructions and data that are accessed by a processor. These memory devices are normally used as system memory in a computer system. In a typical computer system, the processor communicates with the system memory through a processor bus and a memory controller. The processor issues a memory request, which includes a memory command, such as a read command, and an address designating the location from which data or instructions are to be read. The memory controller uses the command and address to generate appropriate command signals as well as row and column addresses, which are applied to the system memory. In response to the commands and addresses, data are transferred between the system memory and the processor. The memory controller is often part of a system controller, which also includes bus bridge circuitry for coupling the processor bus to an expansion bus, such as a PCI bus.
The operating speed of memory devices has continuously increased, thereby providing ever-increasing memory bandwidths. However, this increase in memory bandwidth has not kept pace with increases in the operating speed of processors. One approach to increasing memory bandwidth is to access a larger number of memory devices in parallel with each other so that this data are read from or written to this larger number of memory devices with each memory access. One memory architecture that lends itself well to allowing a larger number of memory devices to be simultaneously accessed is a memory hub architecture. In a memory hub architecture, a system controller or memory hub controller is coupled to several memory modules, each of which includes a memory hub coupled to several memory devices. The memory hub efficiently routes memory requests and responses between the controller and the memory devices. Computer systems employing this architecture can have a higher bandwidth because a processor can read data from or write data to one memory module while another memory module is responding to a prior memory access. For example, the processor can output write data to the memory devices in one of the memory modules while the memory devices in another memory module are preparing to provide read data to the processor.
Although memory modules using memory hubs may provide increased memory bandwidth, the presence of memory hubs in the modules can make it difficult to coordinate the flow of command and address signals to the memory modules and the flow of data signals to and from the memory modules. A memory controller in a conventional memory system directly access memory devices in memory modules. The absence of any control device, such as a memory hub, between the memory controller and the memory devices makes it relatively easy for the memory controller to coordinate its operation with each of the memory modules. In particular, since the memory controller is actively controlling the activity in each of the memory modules, the memory controller is able to determine the status of memory accesses to each memory module based on the signals it has transmitted to or received from the memory modules. In contrast, the presence of a memory hub on each of the memory modules to control access to the memory devices makes it difficult for a controller to determine the status of memory requests to each memory module since the controller is no longer directly controlling the memory accesses. For example, the controller can no longer determine when a read memory request will be issued to the memory devices on that module. Since the controller cannot determine when the read memory request is issued, it cannot determine when the read data will be coupled from the memory module. As a result, the controller cannot determine when it can issue another read or write memory request to the same or another memory module. Similarly, the controller cannot determine if several memory requests issued to a memory module have been serviced, and thus cannot determine whether additional memory requests should be issued to the memory module. Other types of coordination issues will be apparent to one skilled in the art.
There is therefore a need for a memory system architecture that allows a controller or other device coupled to a plurality of hub-based memory modules to coordinate the issuing of memory requests to the memory modules.
SUMMARY OF THE INVENTION
A memory module hub controller is coupled to a plurality of memory modules each of which includes a memory hub coupled to a plurality of memory devices in the respective module. The memory hub controller stores a plurality of memory requests and transmits each stored memory request to the memory hub in one of the memory modules responsive to a flow control signal that is generated as a function of memory request status signals received from the memory hub to which the memory request is being transmitted. The memory hub stores the received memory requests and couples memory request signals corresponding to the stored memory requests to the memory devices in the memory module. The memory hub also transmits write data to or subsequently receives read data from the memory devices. The memory hub also generates memory request status signals identifying the memory requests that have been serviced by the memory devices coupled to the memory hub. The memory hub then couples the memory request status signals and any read data to the memory hub controller. The controller outputs the received read data and generates the flow control signal based on the memory request status signals to control the number of outstanding memory requests that are stored in each of the memory modules.
REFERENCES:
patent: 5544319 (1996-08-01), Acton et al.
patent: 5818844 (1998-10-01), Singh et al.
patent: 5822255 (1998-10-01), Uchida
patent: 5875454 (1999-02-01), Craft et al.
patent: 6033951 (2000-03-01), Chao
patent: 6067262 (2000-05-01), Irrinki et al.
patent: 6079008 (2000-06-01), Clery, III
patent: 6186400 (2001-02-01), Dvorkis et al.
patent: 6243831 (2001-06-01), Mustafa et al.
patent: 6246618 (2001-06-01), Yamamoto et al.
patent: 6256692 (2001-07-01), Yoda et al.
patent: 6272609 (2001-08-01), Jeddeloh
patent: 6392653 (2002-05-01), Malandain et al.
patent: 6438668 (2002-08-01), Esfahani et al.
patent: 6462978 (2002-10-01), Shibata et al.
patent: 6477592 (2002-11-01), Chen et al.
patent: 6523092 (2003-02-01), Fanning
patent: 6523093 (2003-02-01), Bogin et al.
patent: 6590816 (2003-07-01), Perner
patent: 6622227 (2003-09-01), Zumkehr et al.
patent: 6631440 (2003-10-01), Jenne et al.
patent: 6636110 (2003-10-01), Ooishi et al.
patent: 6681292 (2004-01-01), Creta et al.
patent: 2002/0112119 (2002-08-01), Halbert et al.
patent: 2002/0144064 (2002-10-01), Fanning
patent: 2003/0005223 (2003-01-01), Coulson et al.
patent: 2003/0043426 (2003-03-01), Baker et al.
patent: 2003/0229770 (2003-12-01), Jeddeloh
Intel, “Intel 840 Chipset: 82840 Memory Controller Hub (MCH)”, Datasheet, Oct. 1999, pp. 1-178.
Jeddeloh Joseph M.
Lee Terry R.
Dorsey & Whitney LLP
Micro)n Technology, Inc.
Moazzami Nasser
LandOfFree
Method and system for controlling memory accesses to memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for controlling memory accesses to memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for controlling memory accesses to memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3285519