Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2000-09-26
2003-09-30
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S718000, C324S763010
Reexamination Certificate
active
06629281
ABSTRACT:
FIELD OF THE INVENTION
The invention relates to testing integrated circuits, and, more particularly, to a method and apparatus for isolating failure by precisely controlling the number of clocks applied during built-in self-test (BIST).
BACKGROUND OF THE INVENTION
Built-in self-test (BIST) is used to test the memory arrays and logic circuits that are contained in high-end processors. BIST allows the memory arrays and logic circuits to be tested at and above system clock speeds using a locally generated pattern set that verifies functionality. Conceptually, the BIST approach is based on the realization that much of a circuit tester's electronics is semiconductor-based, just like the products it is testing, and that many of the challenges and limitations in testing lie in the interface to the device under test (DUT). The BIST approach can be described as an attempt to move many of the already semiconductor-based test equipment functions into the products under test and eliminate the complex interfacing. One of the major advantages BIST has over other means of testing memory arrays is that the operation of the test is self-contained. All of the circuitry required to execute the test at-speed is contained within the integrated circuit. Very limited external controls are needed, so BIST can be run at all levels of packaging (wafer, TCA, module and system) without requiring expensive external test equipment.
BIST utilizes a boundary-scan design-for-test (DFT) technique. The DFT technique consists of placing a scannable memory element, or boundary-scan chain, adjacent to each integrated circuit I/O so that signals at the integrated circuit boundaries can be controlled and observed using scan operations and without direct contact with the integrated circuit. Access to the boundary-scan chain as well as to most of the DFT and BIST circuitry is through a custom five-wire interface similar to the standard IEEE 1149.1 TAP approach. This interface is used to initialize and control the various BIST controllers on the integrated circuits and other DFT hardware during both system test and manufacturing test. A state machine within each integrated circuit, referred to as the self-test control macro (STCM) is used to control internal-test-mode signals and the sequencing of all test and system clocks while in test mode. Instead of testing the performance of the device at full speed through the pins, an on-chip phase-locked loop (PLL) is used to multiply the incoming tester frequency to bring it up to the operating frequency of the integrated circuit. Additional self-generated clock (SGC) circuitry is then used to generate the various system clock sequences needed to properly exercise all portions of the integrated circuit. The BIST techniques can be divided into two major categories: logic BIST (LBIST) to test at-speed the logic in the devices, and array BIST (ABIST) to provide at-speed testing of the embedded arrays (i.e., RAMs).
Today, BIST engines are used to test logic and arrays by applying a large number of test patterns and compressing the results of these test patterns into a single signature. This signature is then compared to the one and only passing signature to determine if the logic or array that was tested is “good”. If the signature does not match the expected good signature, the logic or array is considered to have failed and thus have one or more defects. There is difficulty in diagnosing what defect is causing the failing signature. It is useful to determine what the failing defect is and whether there is any defect pattern that may indicate a weak design or processing sensitivity causing the failing signature, rather than just random defects.
BRIEF SUMMARY OF THE INVENTION
This invention describes a method and apparatus, contained within an integrated circuit, for isolating failure by precisely controlling the number of clocks applied during built-in self-test (BIST). A programmable clock counter, on the integrated circuit, stores a specified number of clock cycles and sends a signal to stop the BIST once the specified number of clock cycles have been generated. The intermediate results can then be mapped at speed bit by bit in order to isolate the cause of failure.
REFERENCES:
patent: 4482953 (1984-11-01), Burke
patent: 5138619 (1992-08-01), Fasang et al.
patent: 5404332 (1995-04-01), Sato et al.
patent: 5568437 (1996-10-01), Jamal
patent: 5570375 (1996-10-01), Tsai et al.
patent: 5633877 (1997-05-01), Shephard et al.
patent: 5644699 (1997-07-01), Yoshida
patent: 5673273 (1997-09-01), Almy
patent: 5740412 (1998-04-01), Chan et al.
patent: 5745500 (1998-04-01), Damarla et al.
patent: 5771242 (1998-06-01), Adams et al.
patent: 5796745 (1998-08-01), Adams et al.
patent: 5805789 (1998-09-01), Huott et al.
patent: 5883843 (1999-03-01), Hii et al.
patent: 5912901 (1999-06-01), Adams et al.
patent: 5982189 (1999-11-01), Motika et al.
patent: 5987632 (1999-11-01), Irrinki et al.
patent: 6073258 (2000-06-01), Wheater
patent: 6330681 (2001-12-01), Cote et al.
patent: 6393594 (2002-05-01), Anderson et al.
patent: 6425103 (2002-07-01), Phan
patent: 6438722 (2002-08-01), Bailey et al.
Huott William V.
Koprowski Timothy J.
McNamara Timothy G.
Augspurger Lynn
Cantor & Colburn LLP
De'cady Albert
Whittington Anthony T.
LandOfFree
Method and system for at speed diagnostics and bit fail mapping does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for at speed diagnostics and bit fail mapping, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for at speed diagnostics and bit fail mapping will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3109058