Static information storage and retrieval – Read/write circuit – Precharge
Reexamination Certificate
2005-08-02
2005-08-02
Elms, Richard (Department: 2824)
Static information storage and retrieval
Read/write circuit
Precharge
C365S189011, C365S204000, C365S189050, C365S230060
Reexamination Certificate
active
06925019
ABSTRACT:
A system and method for coupling read data signals and write data signals through I/O lines of a memory array. Precharge circuits precharge alternating signal lines to high and low precharge voltages. An accelerate high circuit coupled to each of the I/O lines that has been precharged low detects an increase in the voltage of the I/O line above the precharge low voltage. The accelerate high circuit then drives the I/O line toward a high voltage, such as VCC. Similarly, an accelerate low circuit coupled to each of the I/O lines that has been precharged high detects a decrease in the voltage of the I/O line below the precharge high voltage. The accelerate low circuit then drives the I/O line to a low voltage, such as ground.
REFERENCES:
patent: 4266238 (1981-05-01), Nishizawa
patent: 4370737 (1983-01-01), Chan
patent: 4984206 (1991-01-01), Komatsu et al.
patent: 5222038 (1993-06-01), Tsuchida et al.
patent: 5287312 (1994-02-01), Okamura et al.
patent: 5487043 (1996-01-01), Furutani et al.
patent: 5506808 (1996-04-01), Yamada et al.
patent: 5646885 (1997-07-01), Matsuo et al.
patent: 5646899 (1997-07-01), Jang et al.
patent: 5815451 (1998-09-01), Tsuchida
patent: 5903503 (1999-05-01), Yamauchi et al.
patent: 6018486 (2000-01-01), Ferrant
patent: 6061278 (2000-05-01), Kato et al.
patent: 6081443 (2000-06-01), Morishita et al.
patent: RE36813 (2000-08-01), Kajigaya
patent: 6157581 (2000-12-01), Higashi
patent: 6195298 (2001-02-01), Furutani et al.
patent: 6205556 (2001-03-01), Watanabe et al.
patent: 6215706 (2001-04-01), Harrand et al.
patent: 6219290 (2001-04-01), Chang et al.
patent: 6226755 (2001-05-01), Reeves
patent: 6233188 (2001-05-01), Kai
patent: 6297993 (2001-10-01), Chen et al.
patent: 6324110 (2001-11-01), Leung et al.
patent: 6366492 (2002-04-01), Kawasumi
patent: 6373763 (2002-04-01), Taito et al.
patent: 6381186 (2002-04-01), Okamura et al.
patent: 6434070 (2002-08-01), Itou et al.
patent: 6480435 (2002-11-01), Nakamura et al.
patent: 6515930 (2003-02-01), Jacquet et al.
patent: 6525969 (2003-02-01), Kurihara et al.
patent: 6552953 (2003-04-01), Blodgett
patent: 6570800 (2003-05-01), Tanaka et al.
patent: 6590824 (2003-07-01), Benedix et al.
patent: 6738301 (2004-05-01), Kirsch
Dobbelaere, Ivo et al., “Regenerative Feedback Repeaters for Programmable Interconnections,”.
Kirihata, Toshiaki et al., “A 390mm216 Bank 1Gb DDR SDRAM with Hybrid Bitline Architecture,” IEEE International Solid-State Circuits Conference, Session 24, Paper WP 24.7, Feb. 17, 1999, pp. 422-423.
Kirihata, Toshiaki et al., “A 220mm2and 8 Bank 256 Mb SDRAM with Single-Sided Stitched WL Architecture,” IEEE International Solid-State Circuits Conference, Session 5, Paper TP 5.4, Feb. 5, 1998, pp. 78-79.
Wu, Chung-Yu et al., “Delay Models and Speed Improvement Techniques for RC Tree Interconnections Among Small-Geometry CMOS Inverters,” IEEE Journal of Solid-State Circuits, vol. 25, No. 5, Oct. 1990, pp. 1247-1256.
Dorsey & Whitney LLP
Elms Richard
Micro)n Technology, Inc.
Nguyen N.
LandOfFree
Method and system for accelerating coupling of digital signals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for accelerating coupling of digital signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for accelerating coupling of digital signals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3442278