Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-07-05
2005-07-05
Le, Thao P. (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S241000, C438S257000
Reexamination Certificate
active
06913968
ABSTRACT:
A method and structure for a memory storage cell in a semiconductor substrate includes forming a dopant source material over a lower portion of a deep trench formed in the substrate. An upper portion of the trench is shaped to a generally rectangular configuration, and the dopant source material is annealed so as to form a buried plate of a trench capacitor. The buried plate is self aligned to the shaped upper portion of the trench.
REFERENCES:
patent: 5395786 (1995-03-01), Hsu et al.
patent: 5804851 (1998-09-01), Noguchi et al.
patent: 6004844 (1999-12-01), Alsmeier et al.
patent: 6218319 (2001-04-01), Dutron et al.
patent: 6281068 (2001-08-01), Coronel et al.
patent: 6391706 (2002-05-01), Wu et al.
patent: 6414347 (2002-07-01), Divakaruni et al.
patent: 6426251 (2002-07-01), Bronner et al.
patent: 6426254 (2002-07-01), Kudelka et al.
patent: 6437381 (2002-08-01), Gruening et al.
patent: 6440793 (2002-08-01), Divakaruni et al.
patent: 6699794 (2004-03-01), Flietner et al.
patent: 6740555 (2004-05-01), Tews et al.
patent: 2001/0034112 (2001-10-01), Brencher et al.
patent: 2002/0105019 (2002-08-01), Mandelman et al.
patent: 2004/0079979 (2004-04-01), Lee et al.
S. Wolf and R.N. Tauber, Silicon Processing for the VLSI Era, vol. 1, Lattice Press, California, pp. 307-308, 323-324.
Cheng Kangguo
Divakaruni Ramachandra
Sung C. Y.
Cantor & Colburn LLP
Cioffi James J.
International Business Machines - Corporation
Le Thao P.
LandOfFree
Method and structure for vertical DRAM devices with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and structure for vertical DRAM devices with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and structure for vertical DRAM devices with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3403998