Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
2006-08-01
2006-08-01
Lee, Thomas (Department: 2115)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C375S373000
Reexamination Certificate
active
07085949
ABSTRACT:
A method and related apparatus for providing a clock synchronized with an input signal. The method includes generating an estimated rate according to transitions in the input signal, processing a dithering step for updating the estimated rate by multiplying it with a predetermined ratio, and adjusting the frequency of the clock according to the updated estimated rate. The predetermined ratios used in repeated dithering steps are modified according to a predetermined rule such that the predetermined ratio is different when the dithering steps are repeated.
REFERENCES:
patent: 4105948 (1978-08-01), Wolkstein
patent: 4590602 (1986-05-01), Wolaver
patent: 5963608 (1999-10-01), Casper et al.
patent: 6133770 (2000-10-01), Hasegawa
patent: 6181211 (2001-01-01), Aho et al.
patent: 6859509 (2005-02-01), Koudelka
patent: 2003/0058010 (2003-03-01), DeCusatis et al.
Mar William
Wen Luke
Hsu Winston
Lee Thomas
Tran Vincent
VIA Technologies Inc.
LandOfFree
Method and related apparatus for locking phase with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and related apparatus for locking phase with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and related apparatus for locking phase with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3676326