Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-03-01
2005-03-01
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06862717
ABSTRACT:
A method of designing a circuit having at least one hierarchical block which requires block specific test patterns to facilitate quiescent current testing of the circuit, comprises, for each block, configuring the block and any embedded blocks located one level down in design hierarchy in quiescent current test mode in which input and output peripheral memory elements are configured in internal test mode and in external test mode, respectively; generating quiescent current test patterns which do not result in elevated quiescent current levels and which include a bit for all memory elements in the block and for any peripheral memory elements in any embedded blocks located one level down in design hierarchy; and, if the block contains embedded blocks, synchronizing the test pattern with a corresponding test pattern generated for embedded blocks so that test patterns loaded in scan chains in the block are consistent with test patterns loaded in scan chains in said embedded blocks.
REFERENCES:
patent: 5592493 (1997-01-01), Crouch et al.
patent: 5796990 (1998-08-01), Erle et al.
patent: 5939897 (1999-08-01), Ayers et al.
patent: 6055649 (2000-04-01), Deao et al.
patent: 6061284 (2000-05-01), Dingemanse et al.
patent: 6093212 (2000-07-01), Takahashi et al.
patent: 6098187 (2000-08-01), Takahashi
patent: 6173426 (2001-01-01), Sanada
patent: 6175244 (2001-01-01), Gattiker et al.
patent: 20030110457 (2003-06-01), Cote et al.
Burek Dwayne
Nadeau-Dostie Benoit
Do Thuan
LogicVision, Inc.
Proulx Eugene E.
LandOfFree
Method and program product for designing hierarchical... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and program product for designing hierarchical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and program product for designing hierarchical... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3383554