Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2002-12-20
2004-04-20
Garbowski, Leigh M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C004S590000
Reexamination Certificate
active
06725435
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to integrated circuit design and, more specifically, to a method of completing the design of integrated circuits having embedded test structures.
2. Description of Related Art
As the design of integrated circuits continues to become more complex, it is becoming increasingly necessary to embed specialized test structures into circuit designs and develop specialized verification methodology. The addition of embedded test to a circuit is complex, particularly for large circuits. The circuit must be analyzed to identify sub-blocks which must be modified to receive embedded test features. The modified sub-blocks must be integrated into its parent block which must then be modified to access the test structures added to the sub-block. Some parent blocks may contain many sub-blocks. The test ready parent blocks are then inserted into a circuit top-level block which must then be prepared to access the test structures embedded in the blocks and sub-blocks. The test structures may include a number of test controllers of various types including, for example, logic test controllers, including one for each block in the circuit, phase lock loop controllers, memory test controllers and others.
After the circuit functional design has been completed and all test structures have been integrated into the circuit, the circuit must be prepared for sign-off to manufacturing. There is a need for a circuit sign-off flow or method for use with circuits in which embedded test structures have been integrated into a circuit design to ensure that the completed circuit can be properly verified as quickly, efficiently and accurately as possible.
SUMMARY OF THE INVENTION
The present seeks to provide a sign-off flow or method for use with circuits in which embedded test structures have been integrated to ensure that the completed circuit can be properly verified as quickly, efficiently and accurately as possible.
One aspect of the present invention is generally defined as a circuit sign-off method for use in verifying a circuit design having circuit modules with embedded test circuitry, comprising, for each circuit module, checking connectivity of embedded test circuitry; creating a verification configuration file; for a circuit module having logic test circuitry, checking the circuit module against scan design rules; and creating associated logic test vectors and signature; performing a timing analysis of the circuit module; creating a hand-off database containing files associated with each test structure embedded in the circuit module; creating circuit module top-level test benches for validating each mode of operation of each embedded test circuitry using parameters contained in the configuration file; simulating the embedded test circuitry by executing the test benches on a simulator; and creating manufacturing test patterns after all verification steps have been successfully completed and following optimization and layout of the circuit.
REFERENCES:
patent: 5535223 (1996-07-01), Horstmann et al.
patent: 5675545 (1997-10-01), Madhavan et al.
patent: 5812416 (1998-09-01), Gupte et al.
patent: 5903475 (1999-05-01), Gupte et al.
patent: 5974241 (1999-10-01), Fusco
patent: 6086621 (2000-07-01), Ginetti et al.
patent: 6182020 (2001-01-01), Fairbanks
patent: 6304837 (2001-10-01), Geiger et al.
patent: 6336206 (2002-01-01), Lockyear
patent: 6363509 (2002-03-01), Parulkar et al.
patent: 6425113 (2002-07-01), Anderson et al.
patent: 6564365 (2003-05-01), Argyres
Côté Jean-François
Price Paul
Garbowski Leigh M.
Liu Andrea
LogicVision, Inc.
Proulx Eugene E.
LandOfFree
Method and program product for completing a circuit design... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and program product for completing a circuit design..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and program product for completing a circuit design... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3206637