Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-02-05
2000-03-21
Niebling, John F.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438258, 438264, H01L 21336
Patent
active
060402164
ABSTRACT:
A novel method of fabricating a flash memory cell. The present method includes a step of providing a semiconductor substrate (101) having a first active region (111), a second active region (109), and an isolation region (103). The isolation region is defined between the first active region and second active region. The process undergoes a step of masking (105) a portion of the isolation region and the second active region, and introducing (107) a nitrogen bearing impurity by implantation into a surface of the active region. The method also includes removing the portion being masked, e.g., stripping. A step of forming a silicon oxynitride layer (117) from the nitrogen bearing impurity on the surface of the first active region and forming silicon dioxide (115) on the second active region is included.
REFERENCES:
patent: Re35094 (1995-11-01), Wu et al.
patent: 5066992 (1991-11-01), Wu et al.
patent: 5202850 (1993-04-01), Jenq
patent: 5278087 (1994-01-01), Jenq
patent: 5376573 (1994-12-01), Richart et al.
patent: 5401992 (1995-03-01), Ono
patent: 5403759 (1995-04-01), Havemann
patent: 5440159 (1995-08-01), Larsen et al.
patent: 5482879 (1996-01-01), Hong
patent: 5493534 (1996-02-01), Mok
patent: 5587332 (1996-12-01), Chang et al.
patent: 5587951 (1996-12-01), Jazayeri et al.
patent: 5606532 (1997-02-01), Lambrache et al.
patent: 5680346 (1997-10-01), Pathak et al.
patent: 5691212 (1997-11-01), Tsai et al.
patent: 5879990 (1999-03-01), Dormans et al.
patent: 5888869 (1999-03-01), Cho et al.
Stanley Wolf, Ph.D., Silicon Processing for the VLSI Era, vol. II: Process Integration, (1990), Lattice Press, pp. 634-635.
Lindsay Jr. Walter L.
Mosel Vitelic Inc.
Niebling John F.
LandOfFree
Method (and device) for producing tunnel silicon oxynitride laye does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method (and device) for producing tunnel silicon oxynitride laye, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method (and device) for producing tunnel silicon oxynitride laye will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-730039