Method and device for improving performance of a parallel write

Details Method and device for improving performance of a parallel write Method and device for improving performance of a parallel write

1991-11-18

1994-03-29

Dixon, Joseph L.

Static information storage and retrieval

Read/write circuit

Testing

365201, 365220, 3652385, 371 101, 371 102, 371 211, G11C 700, G11C 2900, G06F 1100

Patent

active

052991610

ABSTRACT:
A semiconductor memory device having normal columns and redundant columns includes normal column decoders for designating the normal columns and redundant column decoders for designating the redundant columns so that the bits from the normal columns are combined with the bits from the redundant columns so as to provide an entire byte. The normal column decoders are to be operated simultaneously with the redundant column decoders.

REFERENCES:
patent: 4599709 (1986-07-01), Clemons
patent: 4670878 (1987-06-01), Childers
patent: 4727516 (1988-02-01), Yoshida et al.
patent: 4752929 (1988-06-01), Kantz et al.
patent: 4829480 (1989-05-01), Seo
patent: 4855621 (1989-08-01), Hoffman et al.
patent: 4888772 (1989-12-01), Tanigawa
patent: 4906994 (1990-03-01), Hoffman et al.
patent: 4956819 (1990-09-01), Hoffmann et al.
patent: 5075892 (1991-12-01), Choy
patent: 5140553 (1992-08-01), Choi et al.

Affiliated with

Also associated with

Rating

Method and device for improving performance of a parallel write does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and device for improving performance of a parallel write , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for improving performance of a parallel write will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-797857