Method and device for controlling a CPU stop clock interrupt

Electrical computers and digital processing systems: support – Multiple computer communication using cryptography – Protection at a particular protocol layer

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

713601, G06F 130

Patent

active

059336498

ABSTRACT:
A method and device for controlling a CPU stop clock interrupt of a computer system. The device includes an idle detector and a control processor. A CPU having a stop clock interrupt mode receives a stop clock interrupt signal and sets up and clears the stop clock interrupt mode according to a logic state of the stop clock interrupt signal. The control processor receives a signal representing an idle condition of the computer system from the idle detector, a signal for enabling idle detector control of the CPU stop clock interrupt mode and a signal for forcing the CPU to resume a normal mode by clearing the stop clock interrupt mode. The idle condition can be defined by a computer user according to a selection of predetermined times during which no user inputs are received by the computer system. The method includes monitoring the idle condition of the computer system, monitoring the signal for enabling idle detector control of the stop clock interrupt mode and monitoring the signal for forcing the CPU to resume a normal mode by clearing the stop clock interrupt mode. The stop clock interrupt signal is output having a logic state corresponding to the logic combination of the monitored signals.

REFERENCES:
patent: 4780843 (1988-10-01), Tietjen
patent: 5189647 (1993-02-01), Suzuki et al.
patent: 5201059 (1993-04-01), Nguyen
patent: 5239652 (1993-08-01), Seibert et al.
patent: 5355501 (1994-10-01), Gross et al.
patent: 5361392 (1994-11-01), Fourcroy et al.
patent: 5371693 (1994-12-01), Nakazoe
patent: 5442794 (1995-08-01), Wisor et al.
patent: 5546568 (1996-08-01), Bland et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and device for controlling a CPU stop clock interrupt does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and device for controlling a CPU stop clock interrupt, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for controlling a CPU stop clock interrupt will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-858776

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.