Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-02-18
2010-11-30
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07844931
ABSTRACT:
A method and program for designing an electronic circuit, especially a clock tree and a sub-clock tree, within a set of sinks with given target arrival time windows, preferably on an integrated circuit. The clock tree and the sub-clock tree are preferably connected through one or multiple fixed circuits which must not be altered, cloned or removed. Several alternative implementations of the at least one logic structure are built and for each of the several alternative implementations data is stored. A set of configurations is built, each configuration comprising a combination of the one or several alternative implementations and each configuration satisfying the target arrival time windows at the complete set of sinks. A configuration is selected according to an evaluation of the data, preferably latency data, for constructing the configuration. No manual interaction is needed and a configuration with minimum latencies is provided.
REFERENCES:
patent: 6625787 (2003-09-01), Baxter et al.
patent: 6751786 (2004-06-01), Teng et al.
patent: 7475374 (2009-01-01), Johnson et al.
patent: 7512925 (2009-03-01), Birmiwal et al.
patent: 7707529 (2010-04-01), Endres et al.
patent: 2005/0268263 (2005-12-01), Sun et al.
patent: 2008/0163147 (2008-07-01), Gregerson et al.
patent: 2008/0201683 (2008-08-01), Habitz et al.
patent: 2008/0216040 (2008-09-01), Furnish et al.
Clock Scheduling and Clocktree Construction for High Performance ASICS, Held, et al., pp. 232-240, Nov. 11-23, 2003.
Held Stephan
Hutzl Guenther
Koehl Juergen
Korte Bernhard
Massberg Jens
International Business Machines - Corporation
Kotulak Richard M.
Whitmore Stacy A
LandOfFree
Method and computer system for optimizing the signal time... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and computer system for optimizing the signal time..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and computer system for optimizing the signal time... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4220217