Electronic digital logic circuitry – With test facilitating feature
Patent
1993-06-11
1995-04-25
Hudspeth, David R.
Electronic digital logic circuitry
With test facilitating feature
371 722, 326 45, 326 21, H03K 19177
Patent
active
RE0349160
ABSTRACT:
A test configuration register (80) associated with a programmable memory device (88), wherein the signals at the outputs of the test configuration register force elements of the memory device into certain logic states to enable the device to be tested without programming the device's logic array (22).
REFERENCES:
patent: 3958110 (1976-05-01), Hong et al.
patent: 4366393 (1982-12-01), Kasuya
patent: 4503387 (1985-03-01), Rutledge et al.
patent: 4517672 (1985-05-01), Pfleiderer et al.
patent: 4625311 (1986-11-01), Fitzpatrick et al.
patent: 4635261 (1987-01-01), Anderson et al.
patent: 4740919 (1988-04-01), Elmer
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4763020 (1988-08-01), Takata et al.
patent: 4780628 (1988-10-01), Illman
patent: 4857773 (1989-08-01), Takata et al.
patent: 4857774 (1989-08-01), El-Ayat et al.
patent: 4879688 (1989-11-01), Turner et al.
patent: 4893311 (1990-01-01), Hunter et al.
patent: 4920515 (1990-04-01), Obata
patent: 4961191 (1990-10-01), Nakagawa et al.
patent: 5017809 (1991-05-01), Turner
patent: 5032783 (1991-07-01), Hwang et al.
Robert Treuer, et al., "Implementing a Built-In Self-Test PLA Design," IEEE Design & Test, April, 1985, pp. 37-48.
Hassan K. Reghbati, "Fault Detection in PLAs", IEEE Design & Test, Dec., 1986, pp. 43-49.
Cypress Semiconductor, "Reprogrammable CMOS PAL.RTM. Device," PAL C 22V10, Specification.
Donaldson Richard L.
Hudspeth David R.
Kesterson James C.
Marshall, Jr. Robert D.
Texas Instruments Incorporated
LandOfFree
Method and circuitry for testing a programmable logic device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and circuitry for testing a programmable logic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuitry for testing a programmable logic device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1559703