Method and circuit for testing memory cells in semiconductor mem

Static information storage and retrieval – Read/write circuit – Bad bit

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365201, 3652257, G11C 700

Patent

active

057320292

ABSTRACT:
A test control circuit and method of testing a memory cell in a semiconductor memory device. The test control circuit includes a memory cell array having a plurality of normal memory cells to store data on a semiconductor substrate and a plurality of redundancy memory cells to substitute for defective normal memory cells. Row and column redundancy fuse boxes include fuse elements to be electrically fused to enable row and column redundancy decoders for selecting rows and columns of the redundancy memory cells. A redundancy cell test signal generator generates, in response to a test signal applied to an extra line in the address bus, a master clock for testing the redundancy memory cell under the same mode as a test mode of the normal memory cell. A test controller provides an enable signal for selecting the redundancy memory cells of a memory array in response to logic levels of the master clock and an address signal applied during the redundancy memory cell test.

REFERENCES:
patent: 5113371 (1992-05-01), Hamada
patent: 5343429 (1994-08-01), Nakayama et al.
patent: 5357470 (1994-10-01), Namekawa et al.
patent: 5373471 (1994-12-01), Saeki et al.
patent: 5469388 (1995-11-01), Park

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and circuit for testing memory cells in semiconductor mem does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit for testing memory cells in semiconductor mem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for testing memory cells in semiconductor mem will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2294885

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.