Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
2005-09-27
2005-09-27
Cottingham, John R. (Department: 2116)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C713S600000
Reexamination Certificate
active
06950954
ABSTRACT:
One embodiment of the present invention includes a microcontroller that enables its on-chip microprocessor to write data into a register of an on-chip programmable analog circuit even though the two circuits may be operating at different frequencies. Specifically, the microcontroller includes a write synchronization circuit that helps facilitate the write operation between these two circuits. For example, the write synchronization circuit is coupled to receive write cycle signals from the microprocessor and is also coupled to receive trigger signals based on a clocking signal received by the programmable analog circuit. Therefore, upon receiving a write cycle signal, the write synchronization circuit has the ability (if needed) to stall the microprocessor's operations until the optimum time for writing data into the register for controlling the programmable analog circuit. As such, the write synchronization circuit dynamically synchronizes the microprocessor's write operation with the programmable analog circuit's optimum timing condition for receiving data.
REFERENCES:
patent: 4134073 (1979-01-01), MacGregor
patent: 4827401 (1989-05-01), Hrustich et al.
patent: 5202687 (1993-04-01), Distinti
patent: 5258760 (1993-11-01), Moody et al.
patent: 5371860 (1994-12-01), Mura et al.
patent: 5414308 (1995-05-01), Lee et al.
patent: 5430687 (1995-07-01), Hung et al.
patent: 5481747 (1996-01-01), Kametani
patent: 5519854 (1996-05-01), Watt
patent: 5557762 (1996-09-01), Okuaki et al.
patent: 5563526 (1996-10-01), Hastings et al.
patent: 5594734 (1997-01-01), Worsley et al.
patent: 5600262 (1997-02-01), Kolze
patent: 5710906 (1998-01-01), Ghosh et al.
patent: 5982229 (1999-11-01), Wong et al.
patent: 6144327 (2000-11-01), Distinti et al.
patent: 6166367 (2000-12-01), Cho
patent: 6225866 (2001-05-01), Kubota et al.
patent: 6249167 (2001-06-01), Oguchi et al.
patent: 6535946 (2003-03-01), Bryant et al.
patent: 6567426 (2003-05-01), van Hook et al.
patent: 6575373 (2003-06-01), Nakano
patent: 6604179 (2003-08-01), Volk et al.
patent: 6771552 (2004-08-01), Fujisawa
CYPR-DC00175; “Method for Synchronizing and Resetting Clock Signals Supplied to Multiple Programmable Analog Blocks (as Amended)”; Oct. 1, 2001; 09/969,311; B. Sullam.
CYPR-CD00189; “System and Method of Providing a Programmable Clock Architecture for an Advanced Microcontroller”; Oct. 24, 2001; 10/000,383; Sullam et al.
CYPR-CD00190; “Method and Circuit for Allowing a Microprocessor to Change its Operating Frequency on-the-fly”; Apr. 2, 2001; 09/826,397; B. Sullam.
CYPR-CD00227; “Architecture for Synchronizing and Resetting Clock signals Supplied to Multiple Analog Programmable System on a Chip Blocks”; Oct. 1, 2001; 09/969,313; B. Sullam.
Kutz Harold
Mar Monte
Sullam Bert
Chen Tse
Cottingham John R.
Cypress Semiconductor Corporation
Wagner , Murabito & Hao LLP
LandOfFree
Method and circuit for synchronizing a write operation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and circuit for synchronizing a write operation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for synchronizing a write operation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3416901