Method and circuit for reducing SATA transmission data...

Details Method and circuit for reducing SATA transmission data... Method and circuit for reducing SATA transmission data...

2008-07-29

2008-07-29

Ton, David (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Error detection for synchronization control

C714S056000, C714S746000

Reexamination Certificate

active

07406652

ABSTRACT:
A method and circuit for reducing SATA (Serial Advanced Technology Attachment) transmission data errors by adjusting the period of sending two consecutive ALIGN Primitives. The method reads a counting value of an 8b/10b coding error counter at a predetermined period and adjusts the period of sending two consecutive ALIGN Primitives according to the counting value. Because the system dynamically adjusts the period of sending two consecutive ALIGN Primitives according to the channel condition, the SATA transmission data errors can be reduced.

REFERENCES:
patent: 7320084 (2008-01-01), Steinmetz et al.
patent: 2004/0100944 (2004-05-01), Richmond et al.
patent: 2004/0252672 (2004-12-01), Nemazie
patent: 2005/0146804 (2005-07-01), Von Bokern et al.

Affiliated with

Also associated with

Rating

Method and circuit for reducing SATA transmission data... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit for reducing SATA transmission data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for reducing SATA transmission data... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2814864