Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1998-09-02
2000-10-10
Nelms, David
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365203, 3652385, G11C 1604
Patent
active
061308439
ABSTRACT:
A memory device has address, data, and control buses, and a memory-cell array including a number of memory cells arranged in rows and columns, each memory cell operable to store a bit of data. A row address decoder circuit is adapted to receive a row address applied on the address bus and operates to decode the row address and activate a row of memory cells corresponding to the decoded row address. A column address decoder circuit is adapted to receive a column address applied on the address bus and operates to decode the column address and access a plurality of memory cells in the activated row. The data stored in the plurality of memory cells in the activated row is defined as a block of data. A precharge circuit is coupled to the memory-cell array and operates, when activated, to precharge and equilibrate the memory-cell array. A block read latch circuit operates to latch a first block of data accessed in the memory-cell array corresponding to first decoded row and column addresses, and to sequentially transfer subblocks of the first block of data onto the data bus. The memory device operates such that after the first block of data is latched in the block read latch, the precharge circuit first precharges and equilibrates the memory-cell array, and the row and column decoder circuits then decode second row and column addresses such that the column address decoder circuit accesses a second block of data corresponding to the second row and column addresses before the block read latch circuit has completed sequentially transferring all the subblocks of the first block of data onto the data bus. The memory device may further include a block write latch circuit adapted to sequentially receive on the data bus subblocks of data contained in a first block of data to be written to the memory-cell array.
REFERENCES:
patent: 5497351 (1996-03-01), Oowaki
patent: 5631871 (1997-05-01), Park et al.
patent: 5749086 (1998-05-01), Ryan
Ho Hoai V.
Micro)n Technology, Inc.
Nelms David
LandOfFree
Method and circuit for providing a memory device having hidden r does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and circuit for providing a memory device having hidden r, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for providing a memory device having hidden r will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2261712