Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-03-20
2007-03-20
Kerveros, James C. (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
10739055
ABSTRACT:
An improvement in a scan testing method for testing a circuit having memory elements arranged into one or more scan chains, the scan testing method having a shift phase for serially loading test patterns into the scan chains and serially unloading test response patterns from the scan chains and a capture phase for capturing the response of the circuit to the test pattern, includes, during the capture phase, connecting the serial output of each scan chain to its serial input and applying a predetermined number of capture clock cycles with the memory elements configured in a non-capture mode for all but the last capture clock cycle and configured in capture mode for the last capture clock cycle.
REFERENCES:
patent: 5504756 (1996-04-01), Kim et al.
patent: 5574733 (1996-11-01), Kim
patent: 6115827 (2000-09-01), Nadeau-Dostie et al.
patent: 6145105 (2000-11-01), Nadeau-Dostie et al.
patent: 6327684 (2001-12-01), Nadeau-Dostie et al.
patent: 6327685 (2001-12-01), Koprowski et al.
patent: 6442722 (2002-08-01), Nadeau-Dostie et al.
patent: 6516432 (2003-02-01), Motika et al.
patent: 2003/0084390 (2003-05-01), Tamarapalli et al.
Kerveros James C.
LogicVision, Inc.
Prouix Eugene E
LandOfFree
Method and circuit for at-speed testing of scan circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and circuit for at-speed testing of scan circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for at-speed testing of scan circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3786149