Method and apparatus to synchronize a bus bridge to a master...

Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C713S503000

Reexamination Certificate

active

06389547

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to audio, video, and audio/video interconnected systems for home and office use. In particular, the present invention relates to time synchronization in a topology of audio, video, and audio/video interconnect systems.
BACKGROUND OF THE INVENTION
With the development of consumer electronic audio/video (A/V) equipment, and the advance of digital A/V applications, such as consumer A/V device control and signal routing and home networking, various types of data in various formats can now be transferred among several audio/video control (AV/C) devices via one digital bus system. However, many current systems do not have sufficient bandwidth resources to transfer and display all the different types of data at the same time.
Typical computer systems solve the bandwidth problem by increasing the bandwidth of the system bus to handle all of these forms, types and amount of data. As a result, as users request more types of information such as in multimedia applications, the system bus has become more clogged with information other than information directly utilized and needed by the main processor.
Many computer systems incorporate at least two buses. A first bus, commonly referred to as a memory bus, is typically used for communications between a central processor and a main memory. A second bus, known as a peripheral bus, is used for communications between peripheral devices such as graphics systems, disk drives, or local area networks. To allow data transfers between these two buses, a bus bridge is utilized to “bridge” and there by couple, the two buses together.
One example of a high-speed bus system for interconnecting A/V nodes, configured as a digital interface used to transport commands and data among interconnecting audio/video control (AV/C) devices, is the IEEE 1394 standard serial bus implemented by IEEE Std 1394-1995, Standard For A High Performance Serial Bus, Aug. 30, 1996 (hereinafter “IEEE 1394 standard”) and related other 1394 standards.
The IEEE 1394 standard is an international standard for implementing a high-speed serial bus architecture, which supports both asynchronous and isochronous format data transfers. The IEEE 1394 standard defines a bus as a non-cyclic interconnect, consisting of bus bridges and nodes. Within a non-cyclic interconnect, devices may not be connected together so as to create loops. Within the non-cyclic interconnect, each node contains an AV/C device, and bus bridges serve to connect buses of similar or different types.
The primary task of a bridge is to allow data to be transferred on each bus independently without demonstrating performance of the bus, except when traffic crosses the bus bridge to reach the desired destination on the other bus. To perform this function, the bridge is configured to understand and participate in the bus protocol of each of the buses.
Multi-bus systems are known to handle the large amounts of information being utilized. However, communication between buses and devices on different buses is difficult. Typically, a bus bridge may be used to interface I/O buses to the system's high-performance processor/memory bus. With such I/O bridges, the CPU may use a 4-byte read and write transaction to initiate DMA transfers. When activated, the DMA of a serial bus node generates split-response read and write transactions which are forwarded to the intermediate system backbone bus which also implements serial bus services.
Depending on the host system design, the host-adapter bridge may have additional features mandated by differences in bus protocols. For example, the host bus may not directly support isochronous data transfers. Also, the host-adapter bridge may enforce security by checking and translating bridge-bound transaction addresses and may often convert uncached I/O transactions into cache-coherent host-bus transaction sequences.
Each time a new device or node is connected or disconnected from an IEEE 1394 standard serial bus, the entire bus is reset and its topology is reconfigured. The IEEE 1394 standard device configuration occurs locally on the bus without the intervention of a host processor. In the reset process, three primary procedures are typically performed; bus initialization, tree identification, and self identification. Within the IEEE 1394 standard, a single node must first be established as the root node during the tree identification process in order for the reconfiguration to occur.
SUMMARY OF THE INVENTION
A method and apparatus for synchronizing a bus bridge to a master clock comprising receiving a time stamp packet at an input clock register of the bus bridge, comparing the value of the input clock register to the value of an output clock register of the bus bridge, obtaining an error value of the output clock register from the comparison, and determining whether the error value is below a predetermined threshold are described.


REFERENCES:
patent: 4531185 (1985-07-01), Halpern et al.
patent: 5327468 (1994-07-01), Edblad et al.
patent: 5504878 (1996-04-01), Coscarella et al.
patent: 5511165 (1996-04-01), Brady et al.
patent: 5774683 (1998-06-01), Gulick
patent: 5832245 (1998-11-01), Gulick
patent: 5854910 (1998-12-01), Gulick
patent: 5923673 (1999-07-01), Henrikson
patent: 5941964 (1999-08-01), Young et al.
patent: 5970234 (1999-10-01), Jin
patent: 6032261 (2000-02-01), Hulyalkar
patent: 6061411 (2000-05-01), Wooten
patent: 6108447 (2000-08-01), Lord et al.
International Search Report PCT/US01/08396, Mar. 15, 2001, pp. 4.
Hoffman, et al. “IEEE 1394: Ubiquitous Bus” COMPCON '95, San Francisco, California, Mar. 5-9, pp. 9.
Jennings, R. “Fire on the Wire: The IEEE 1934 High Performance Serial Bus” 1995-99, pp. 18.
IEEE 1394: A Ubiquitous Bus, Compcon '95 in San Francisco, Gary Hoffman and Daniel Moore, Mar. 5-9, 1995, http://www.skipstone.com/compcon.html (9 pages).
Fire on the Wire: The IEEE 1934 High Performance Serial Bus, Roger Jennings, http://www.chumpchange.com/parkplace/video/dvpapers/firewire.html (18 pages).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus to synchronize a bus bridge to a master... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus to synchronize a bus bridge to a master..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to synchronize a bus bridge to a master... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2915093

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.