Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2007-07-31
2007-07-31
Lamarre, Guy (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C714S718000
Reexamination Certificate
active
10918408
ABSTRACT:
A multi-bit write pointer that is associated with a first clock can be converted to a single-bit write pointer. A multi-bit read pointer that is associated with a second clock can be converted to a single-bit read pointer. The first clock and the second clock are not synchronized. One or more guard bits can be associated with the single-bit write pointer and/or the single-bit read pointer. The single-bit write pointer and the single-bit read pointer can be compared. According to an embodiment, an error can be detected in response to comparing the single-bit write pointer and the single-bit read pointer.
REFERENCES:
patent: 4959836 (1990-09-01), Berard et al.
patent: 6161160 (2000-12-01), Niu et al.
patent: 6173386 (2001-01-01), Key et al.
patent: 6225933 (2001-05-01), Salter et al.
patent: 6243728 (2001-06-01), Farooqui et al.
patent: 6987953 (2006-01-01), Morris et al.
patent: 2002/0194401 (2002-12-01), Sakugawa
Lupienski John
Turner Tony
Broadcom Corporation
Gandhi Dipakkumar
Lamarre Guy
Sterne Kessler Goldstein & Fox PLLC
LandOfFree
Method and apparatus to compare pointers associated with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus to compare pointers associated with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to compare pointers associated with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3808547