Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Patent
1996-11-22
1999-07-20
Cabeca, John W.
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
711104, 711105, 711111, 711170, 36518904, 36518905, 36523008, G06F 1300
Patent
active
059268395
ABSTRACT:
A single-chip integrated DRAM memory system having a high density and large bandwidth. The single-chip DRAM system includes a DRAM array 10 having a plurality of pipelined stages 12, a control logic 11 for controlling said DRAM array 10 and a buffer 13 integrated onto chip for storing data being fetched from said DRAM array. The DRAM array, control logic, and the buffer are all integrated onto one and the same substrate 1. The control logic 11 generates a control signal for controlling operations taking place in the plurality of pipelined stages and the final stage of said pipeline 12 inputs/outputs data from said buffer means 13 in a burst mode.
REFERENCES:
patent: 5153856 (1992-10-01), Takahashi
patent: 5384745 (1995-01-01), Konishi et al.
patent: 5640527 (1997-06-01), Pecone et al.
patent: 5655105 (1997-08-01), McLaury
patent: 5749086 (1998-05-01), Ryan
patent: 5752269 (1998-05-01), Dividier et al.
Takai et al., "250 Mbyte/s Synchronous DRAM Using a 3-Stage-Pipelined Architecture", Apr. 94, vol. 29, No. 4; pp. 426-431.
Cabeca John W.
International Business Machines - Corporation
Thai Tuan V.
Walsh Robert A.
LandOfFree
Method and apparatus of burst read and pipelined dynamic random does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus of burst read and pipelined dynamic random , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus of burst read and pipelined dynamic random will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1331986