Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2000-02-18
2003-02-11
Beausoleil, Robert (Department: 2785)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S043000, C714S032000
Reexamination Certificate
active
06519718
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method and apparatus for implementing error injection for peripheral component interconnect (PCI) bridges.
DESCRIPTION OF THE RELATED ART
A peripheral component interconnect (PCI) local bus system often includes a primary 64-bit PCI bus and multiple, such as eight secondary PCI busses. The PCI local bus is a high performance, 32-bit or 64-bit bus with multiplexed address and data lines. The bus is used as an interconnect mechanism between highly integrated peripheral controller components, peripheral add-in boards, and processor and memory systems. Typically error recovery paths are the most complicated and the hardest to test in system development.
A mechanism is needed for implementing error injection for peripheral component interconnect (PCI) bridges. There is a need for a repeatable method of injecting errors on different PCI busses for PCI bridges. A need exists for a way of injecting PCI bus errors on all PCI busses associated with a PCI bridge.
SUMMARY OF THE INVENTION
A principal object of the present invention is to provide a method and apparatus for implementing error injection for peripheral component interconnect (PCI) bridges. Other important objects of the present invention are to provide such method and apparatus for implementing error injection for peripheral component interconnect (PCI) bridges substantially without negative effect and that overcome many of the disadvantages of prior art arrangements.
In brief, a method and apparatus are provided for implementing error injection for peripheral component interconnect (PCI) bridges. The apparatus for implementing error injection for peripheral component interconnect (PCI) bridges includes a plurality of PCI busses and a control logic coupled to the plurality of PCI busses. The control logic targets a selected bus of the plurality of PCI busses. A hit is detected on the selected bus. Responsive to the detected hit, an error is injected on the selected bus.
In accordance with features of the invention, for a detected hit for predefined bug types, the operation must match a selected read or write, target or master, command type and the address must match unmasked address bits. For a detected hit for another predefined bug type, the PCI data bus must also match an unmask data register.
REFERENCES:
patent: 4999837 (1991-03-01), Reynolds et al.
patent: 5001712 (1991-03-01), Splett et al.
patent: 5790870 (1998-08-01), Hausauer et al.
patent: 6049894 (2000-04-01), Gates
patent: 6134684 (2000-10-01), Baumgartner et al.
patent: 6182248 (2001-01-01), Armstrong et al.
patent: 6304984 (2001-10-01), Neal et al.
IBM Technical Disclosure Bulletin. SPD I/O Bus Error Injector and Detector. Apr. 1988. vol. 30, Issue No. 11, pp. 12-15.*
IBM Technical Disclosure Bulletin. SPD I/O Bus Interactive. Jun. 1989. vol. 32, Issue No. 1, pp. 56-59.
Graham Charles Scott
Jones Kevin Dale
Moertl Daniel Frank
Yanes Adalberto Guillermo
Beausoleil Robert
International Business Machines - Corporation
Pennington Joan
Wilson Yolanda L.
LandOfFree
Method and apparatus implementing error injection for PCI... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus implementing error injection for PCI..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus implementing error injection for PCI... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3135601