Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate
2004-09-28
2008-10-14
Suryawanshi, Suresh K (Department: 2115)
Electrical computers and digital processing systems: support
Computer power control
Power conservation
C718S102000, C718S105000
Reexamination Certificate
active
07437581
ABSTRACT:
A method and apparatus for changing the configuration of a multi-core processor is disclosed. In one embodiment, a throttle module (or throttle logic) may determine the amount of parallelism present in the currently-executing program, and change the execution of the threads of that program on the various cores. If the amount of parallelism is high, then the processor may be configured to run a larger amount of threads on cores configured to consume less power. If the amount of parallelism is low, then the processor may be configured to run a smaller amount of threads on cores configured for greater scalar performance.
REFERENCES:
patent: 6411156 (2002-06-01), Borkar et al.
patent: 6564328 (2003-05-01), Grochowski et al.
patent: 6804632 (2004-10-01), Orenstien et al.
patent: 2001/0003207 (2001-06-01), Kling et al.
patent: 2002/0188877 (2002-12-01), Buch
patent: 2003/0041228 (2003-02-01), Rosenbluth et al.
patent: 2003/0079093 (2003-04-01), Fujii et al.
patent: 2003/0110012 (2003-06-01), Orenstien et al.
patent: 2003/0117175 (2003-06-01), Green et al.
patent: 2004/0088708 (2004-05-01), Ramanujam et al.
patent: 2005/0155032 (2005-07-01), Schantz
patent: 2007/0094444 (2007-04-01), Sutardja
patent: WO 99/17186 (1999-04-01), None
Rakesh Kumar, A Multi-Core Approach to Addressing the Energy-Complexity Problem in Microprocessors, Jun. 2003, HP Labs, pp. 1-7.
PCT Internationational Search Report for PCT/US2005/035145 mailed Aug. 2, 2006.
PCT Internationational Written Opinion for PCT/US2005/035145 mailed Aug. 2, 2006.
R. Kumar et al., “A Multi-Core Approach to Addressing the Energy-Complexity Problem in Microprocessors,” Proceedings of the Workshop on Complexity-Effective Design, [on-line], Jun. 30, 2003.
Kumar, R. et al.,Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance, ACM SIGARCH Computer Architecture News, vol. 32, Issue 2, pp. 64-75, Mar. 2004.
Morad, T. et al.,ACCMP—Asymmetric Cluster Chip Multi-Processing, CCIT Report #488, May 2004.
Manne, S. et al.,Pipeline Gating: Speculation Control for Energy Reduction, Proceedings of the 25th Annual International Symposium on Computer Architecture, Barcelona, Spain, Jun. 27-Jul. 2, 1998, pp. 132-141.
Figueiredo, R. et al.,Impact of Heterogeneity on DSM Performance, 6thInternational Symposium on High Performance Computer Architecture, Toulouse, France, Jan. 2000, pp. 26-35.
Albonesi, D.,Selective Cache Ways: On-Demand Cache Resource Allocation, Proceedings of the 32ndAnnual ACM/IEEE International Symposium on Microarchitecture, Haifa, Israel, Nov. 16-18, 1999, pp. 248-259.
Folegnani, D. et al.,Energy-Effective Issue Logic, Proceedings of the 28thAnnual International Symposium on Computer Architecture, Göteborg, Sweden, Jun. 30-Jul. 4, 2001, pp. 230-239.
Bahar, R. et al.,Power and Energy Reduction Via Pipeline Balancing, Proceedings of the 28thAnnual International Symposium on Computer Architecture, Göteborg, Sweden, Jun. 30-Jul. 4, 2001, pp. 218-229.
Seng, J. et al.,Power-Sensitive Multithreaded Architecture, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, Austin, TX, Sep. 17-20, 2000, pp. 199-206.
Menasce, D. et al.,Cost-Performance Analysis of Heterogeneity in Supercomputer Architectures, Proceedings of the 1990 Conference on Supercomputing, New York, NY, Nov. 12-16, 1990, pp. 169-177.
Diefendorff, D.,Power4 Focuses on Memory Bandwidth: IBM Confronts IA-64, Says ISA Not Important, Microprocessor Report, vol. 13, No. 13, 7 pages, Oct. 6, 1999.
Gebotys, C. et al.,Power Minimization in Heterogeneous Processing, Proceedings of the 29thAnnual Hawaii Conference on System Sciences, Maui, Hawaii, Jan. 3-6, 1996, pp. 330-337.
Efthymiou, A. et al.,Adaptive Pipeline Depth Control for Processor Power-Management, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers & Processors, Freiburg, Germany, Sep. 16-18, 2002, pp. 454-457.
Delaluz, V. et al.,Reducing dTLB Energy Through Dynamic Resizing, Proceedings of the 21stInternational Conference on Computer Design, San Jose, CA, Oct. 13-15, 2003, pp. 358-363.
Buyuktosunoglu, A. et al.,Energy Efficient Co-Adaptive Instruction Fetch and Issue, Proceedings of the 30thAnnual International Symposium on Computer Architecture, San Diego, CA, Jun. 9-11, 2003, pp. 147-156.
Brooks, D. et al.,Dynamic Thermal Management for High-Performance Microprocessors, Proceedings of the 7thInternational Symposium on High-Performance Computer Architecture, Monterrey, Mexico, Jan. 20-24, 2001, pp. 171-182.
Barroso, L. et al.,Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing, Proceedings of the 27thInternational Symposium on Computer Architecture, Vancouver, British Columbia, Jun. 10-14, 2000, pp. 282-293.
Baniasadi, A. et al.,Branch Predictor Prediction: A Power-Aware Branch Predictor for High-Performance Processors, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers & Processors, Freiburg, Germany, Sep. 16-18, 2002, pp. 458-461.
Aragon, J. et al.,Power-Aware Control Speculation through Selective Throttling, Proceedings of the 9thInternational Symposium on High-Performance Computer Architecture, Anaheim, CA, Feb. 8-12, 2003, pp. 103-112.
Evans, S.,ISL6565BEVAL1: Voltage Regulator Down Solutions for Intel Designs, Intersil Americas Inc., Application Note AN1126, 16 pages, Feb. 2004.
Albonesi, D. et al.,Dynamically Tuning Processor Resources with Adaptive Processing, Computer, IEEE Computer Society, vol. 36, No. 12, Dec. 2003, pp. 49-58.
International Roadmap Committee,International Technology Roadmap for Semiconductors: Executive Summary, 2003 Edition, 65 pages.
Fleischmann, M.,LongRun™ Power Management: Dynamic Power Management for Crusoe™ Processors, Transmeta Corporation, 18 pages, Jan. 17, 2001.
Gonzalez, J. et al.,Dynamic Cluster Resizing, Proceedings of the 21stInternational Conference on Computer Design, San Jose, CA, Oct. 13-15, 2003, pp. 375-378.
Kumar, R. et al.,Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction, Proceedings of the 36thInternational Symposium on Microarchitecture, San Diego, CA, Dec. 3-5, 2003, pp. 81-92.
Oka, M. et al.,Designing and Programming the Emotion Engine, IEEE Micro, Nov.-Dec. 1999, pp. 20-28.
Parikh, D. et al.,Power Issues Related to Branch Prediction, Proceedings of the 8thInternational Symposium on High-Performance Computer Architecture, Boston, MA, Feb. 2-6, 2002, pp. 233-244.
Tschanz, J. et al.,Dynamic-Sleep Transistor and Body Bias for Active Leakage Power Control of Microprocessors, IEEE Journal of Solid-State Circuits, vol. 38, No. 11, Nov. 2003, pp. 1838-1845.
Turner, V. et al.,Sun's Throughput Computing Strategy to Create a Quantum Change in Server Performance, IDC white paper, Feb. 25, 2004.
Gunther, S. et al.,Managing the Impact of Increasing Microprocessor Power Consumption, Intel Technology Journal, Q1 issue, 2001.
Isci, C. et al.,Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data, Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, San Diego, CA, Dec. 3-5, 2003, pp. 93-104.
Stonebraker, M. et al.,The Design of POSTGRES, Proceedings of the 1986 ACM SIGMOD International Conference on Management of Data, Washington, DC, May 28-30, 1986, pp. 340-355.
Hammond, L. et al.,The Stanford Hydra CMP, HotChips '99, Palo Alto, CA, Sep. 1999.
Annavaram Murali M.
Grochowski Edward
Orenstein Doron
Ronen Ronny
Sheaffer Gad S
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Suryawanshi Suresh K
LandOfFree
Method and apparatus for varying energy per instruction... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for varying energy per instruction..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for varying energy per instruction... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3988446