Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent
1997-12-12
2000-02-08
De Cady, Albert
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
G01R 3128
Patent
active
060237783
ABSTRACT:
A method and an apparatus utilizing mux scan flip-flops to test for timing-related defects. In one embodiment, a delay circuit is used to act as a buffer for a scan enable signal received by the mux scan flip-flops of a test circuit. The scan mode signal is first sent to the delay circuit, which then distributes the scan mode signal to the mux scan flip-flops. Since each delay circuit can serve as the buffer for numerous mux scan flip-flops, the scan mode signal may be sent initially to a smaller number of delay circuits instead of the thousands of mux scan flip-flops that may be distributed throughout the entire integrated circuit. Furthermore, in one embodiment the delay circuit delays propagation of active-to-inactive transitions of the scan enable signal by one clock cycle, synchronizing the system clock cycle with the active-to-inactive transitions of the scan mode signal. In one embodiment, inactive-to-active transitions of the scan enable signal are propagated without the one clock cycle delay. With the present invention, the mux scan flip-flops may be loaded and unloaded with test data at slower scan clock speeds, and the integrated circuit may be operated at full system clock speeds for as few as two cycles to detect speed-related defects in accordance with the teachings of the present invention.
REFERENCES:
patent: 3783254 (1974-01-01), Eichelberger
patent: 3927371 (1975-12-01), Pomeranz et al.
patent: 4262329 (1981-04-01), Bright et al.
patent: 4723284 (1988-02-01), Munck et al.
patent: 4786790 (1988-11-01), Kruse et al.
patent: 4801870 (1989-01-01), Eichelberger et al.
patent: 4926780 (1990-05-01), Chaum
patent: 5224160 (1993-06-01), Paulini et al.
patent: 5265164 (1993-11-01), Matyas et al.
patent: 5329533 (1994-07-01), Lin
patent: 5347579 (1994-09-01), Blandford
patent: 5349587 (1994-09-01), Nadeau-Dostie et al.
patent: 5383143 (1995-01-01), Crouch et al.
patent: 5533032 (1996-07-01), Johnson
patent: 5546406 (1996-08-01), Gillenwater et al.
patent: 5717700 (1998-02-01), Crouch et al.
patent: 5805608 (1998-09-01), Baeg et al.
patent: 5867507 (1999-02-01), Beebe et al.
patent: 5872793 (1999-02-01), Attaway et al.
patent: 5872795 (1999-02-01), Parvathala et al.
Cady Albert De
Chase Shelly A
Intel Corporation
LandOfFree
Method and apparatus for utilizing mux scan flip-flops to test s does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for utilizing mux scan flip-flops to test s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for utilizing mux scan flip-flops to test s will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1689278