Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses – Using delay
Reexamination Certificate
2006-03-28
2006-03-28
Browne, Lynne H. (Department: 2116)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
Using delay
C713S400000, C327S250000, C327S261000
Reexamination Certificate
active
07020792
ABSTRACT:
A method and apparatus is described that may be utilized to equalize modal velocity changes on a data bus. Modal velocity changes may be equalized by use of variable delays that may be used to equalize modal velocity changes.
REFERENCES:
patent: 4890022 (1989-12-01), Endo
patent: 5471165 (1995-11-01), Liedberg
patent: 5544175 (1996-08-01), Posse
patent: 5872959 (1999-02-01), Nguyen et al.
Browne Lynne H.
Stoynov Stefan
Trop Pruner & Hu P.C.
LandOfFree
Method and apparatus for time domain equalization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for time domain equalization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for time domain equalization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3573440