Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1997-08-20
2000-10-17
Beausoliel, Jr., Robert W.
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
G06F 1100
Patent
active
061346772
ABSTRACT:
An apparatus and method for testing a semiconductor device allows error data to be displayed, in real time, based on the physical locations of the errors on the semiconductor device. A mapping circuit includes a router circuit, an error catch memory, and a topological circuit. The router circuit converts logical addresses employed by the semiconductor device to physical addresses employed by the error catch memory so that error data is appropriately routed from locations in the semiconductor device to corresponding locations in the error catch memory. The topological circuit then converts the physical addresses of the error data in the error catch memory to spatial addresses for allowing a host computer to rapidly display such errors as a bit map display on a visual display device. The router and topological circuits are preferably field programmable gate arrays or programmable read only memories so that the host computer can reprogram them for different semiconductor devices to be tested.
REFERENCES:
patent: 4450560 (1984-05-01), Conner
patent: 4736373 (1988-04-01), Schmidt
patent: 4816750 (1989-03-01), Vanderkloot et al.
patent: 4857833 (1989-08-01), Gonzlez et al.
patent: 4876685 (1989-10-01), Rich
patent: 5280486 (1994-01-01), Arkin et al.
patent: 5408628 (1995-04-01), Ameti
patent: 5535164 (1996-07-01), Adams et al.
patent: 5588115 (1996-12-01), Augarten
patent: 5720031 (1998-02-01), Lindsay
"Product Reliability," DRAM Data Book, Chap. 7, Micron Technology, Inc., Boise, ID, 1992, pp. 1-14.
J900 Series Test Systems, Bitmap Tool Manual V2.5, Teradyne, Inc., Agoura Hills, CA, Apr. 1993, pp. 1-26 and I.1-I.4.
Donaldson, John F., Using Bitmap B2.50, Teradyne, Inc., Agoura Hills, CA, Aug. 10, 1992, pp. 1-28.
J990 Series Memory Test Systems, Catch RAM Manual, Teradyne, Inc., Agoura Hills, CA, Oct. 1993, pp. 1.1.1-1.2.8; 2.1.1-2.1.22; 3.1.1-3.1.48; 3.2.1-3.2.6; 3.3.1-3.3.12; 4.1.1-4.1.12; 4.2.1-4.2.8; 4.3.1-4.3.32; 4.4.1-4.4.16.
van de Goor, A.J., Testing Semiconductor Memories, John Wiley & Sons, Chicester, UK, 1991, pp. 65-88, 237-257, 259-267, 269-284, 425-436, 473-476, 489-501.
Beausoliel, Jr. Robert W.
Elisca Pierre E.
Micro)n Technology, Inc.
LandOfFree
Method and apparatus for testing memory devices and displaying r does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for testing memory devices and displaying r, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for testing memory devices and displaying r will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-479736