Static information storage and retrieval – Read/write circuit – Testing
Patent
1998-08-06
2000-06-06
Dinh, Son T.
Static information storage and retrieval
Read/write circuit
Testing
36518905, 36518907, 371 212, G11C 700
Patent
active
060727373
ABSTRACT:
A test circuit tests for defective memory cells in a memory portion of an Embedded DRAM. The Embedded DRAM includes an array of memory cells. The test circuit includes a test mode terminal adapted to receive a test mode signal and a plurality of comparison circuits. Each comparison circuit includes a first input adapted to receive a read data signal and a second input adapted to receive an expect data signal. Each comparison circuit compares the binary values of the read and expect data signals and develops and inactive error signal on an output when the compared signals have the same binary values, and develops an active error signal when the compared signals have different binary values. A storage circuit is coupled to the outputs of the comparison circuits. The storage circuit latches the error signals output by the comparison circuits and sequentially transfers the latched error signals onto a data terminal of the Embedded DRAM. A test control circuit is coupled to the comparison circuits, the test mode terminal, and the storage circuit. The test control circuit operates when the test mode signal is active, to apply data from addressed memory cells respectively on the first inputs of the comparison circuits. The test control circuit also applies respective expect data on the second inputs of the comparison circuits and controls the storage circuit to latch the resulting error signals and thereafter sequentially transfer the latched error signals onto the data terminal. The test circuit may include additional stages of comparison circuits to further compress read test data, as well as additional storage circuits for storing such additional compressed data.
REFERENCES:
patent: 5777932 (1998-07-01), Chonan
patent: 5859804 (1999-01-01), Hedberg et al.
patent: 5862088 (1999-01-01), Takemoto et al.
patent: 5946250 (1999-08-01), Suzuki
R. Torrance et al., "A 33 GB/s 13.4Mb Integrated Graphics Accelerator and Frame Buffer," IEEE International Solid-State Circuits Conference; pp. 274, 275, 340, and 341, 1998.
J. Dreibelbis et al., "An ASIC Library Granular DRAM Macro with Built-In Self Test," IEEE International Solid-State Circuits Conference; pp. 58, 59, 74, and 75, 1998.
T. Yabe et al., "A Configurable DRAM Macro Design for 2112 Derivative Organizations to be Synthesized Using a Memory Generator," IEEE International Solid-State Circuits Conference; pp. 56, 57, 72, and 73, 1998.
Morgan Donald M.
Vo Huy Thanh
Dinh Son T.
Micro)n Technology, Inc.
LandOfFree
Method and apparatus for testing embedded DRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for testing embedded DRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for testing embedded DRAM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2219718