Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Patent
1997-12-23
1999-12-07
Palys, Joseph E.
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
710129, G06F 112
Patent
active
060000376
ABSTRACT:
A method for transferring data from a first clock domain to a second clock domain. A first clock signal is generated for the first clock domain from a base clock signal. A second clock signal is generated for the second clock domain from the base clock signal. A phase relationship is detected between the first clock signal and the second clock signal. Data is transferred from the first clock domain to the second clock domain using the phase relationship between the first clock signal and the second clock signal.
REFERENCES:
patent: 4535427 (1985-08-01), Jiang
patent: 4862419 (1989-08-01), Hoberman
patent: 4891788 (1990-01-01), Kreifels
patent: 5345419 (1994-09-01), Fenstermarker et al.
patent: 5471583 (1995-11-01), Au et al.
patent: 5598448 (1997-01-01), Girardeau, Jr.
patent: 5754833 (1998-05-01), Singh et al.
LSI Logic Corporation
Omar Omar A.
Palys Joseph E.
LandOfFree
Method and apparatus for synchronizing data transfer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for synchronizing data transfer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for synchronizing data transfer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-836766