Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2006-05-09
2006-05-09
Perveen, Rehana (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C370S351000
Reexamination Certificate
active
07043596
ABSTRACT:
A method and apparatus for computation is provided. A main cluster crossbar is connected to a plurality of statically scheduled routing processors. A first sub-cluster crossbar is associated with a first one of the plurality of statically scheduled routing processors where the first sub-cluster crossbar is connected to a first plurality of execution processors. A second sub-cluster crossbar is associated with a second one of the plurality of statically scheduled routing processors where the second sub-cluster crossbar is connected to a second plurality of execution processors.
REFERENCES:
patent: 4885684 (1989-12-01), Austin et al.
patent: 5175824 (1992-12-01), Soderbery et al.
patent: 5274818 (1993-12-01), Vasilevsky et al.
patent: 5566171 (1996-10-01), Levinson
patent: 6078963 (2000-06-01), Civanlar et al.
patent: 6633945 (2003-10-01), Fu et al.
patent: 6636933 (2003-10-01), MacLellan et al.
patent: 6683885 (2004-01-01), Sugai et al.
patent: 6701407 (2004-03-01), Honjo et al.
patent: 6724757 (2004-04-01), Zadikian et al.
patent: 6725307 (2004-04-01), Alvarez et al.
patent: 6760870 (2004-07-01), Snyder et al.
patent: 6836815 (2004-12-01), Purcell et al.
patent: 2002/0095549 (2002-07-01), Matsunami et al.
patent: 2002/0152060 (2002-10-01), Tseng
patent: 2003/0191615 (2003-10-01), Bailey et al.
patent: 1 107 116 (2001-06-01), None
C. Ajluni; “Advanced Emulation Tool Targets High-Speed Functional Verification”; vol. 45, No. 5, pp. 80, 82; Mar. 3, 1997; Electronic Design, Penton Publishing, USA.
European Search Report dated Apr. 21, 2004 (5 pgs.).
Min-You Wu and Daniel D. Gajski; “Hypertool: A Programming Aid For Message-Passing Systems;” Jul. 1990, pp. 330-343, vol. 1, No. 3, IEEE Transactions on Parallel and Distributed Systems.
Jing-Jang Hwang+, Yuan-Chieh Chow+, Frank D. Anger§, and Chung-Yee Lee+; “Scheduling Precedence Graphs In Systems With Interprocessor Communication Times;” Apr. 1989, pp. 244-257, vol. 18, No. 2, Siam Journal Computing.
Gilbert C. Sih and Edward A. Lee; “A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architectures;” Feb. 1993, pp. 175-187; vol. 4, No. 2, IEEE Transactions on Parallel and Distributed Systems.
Tao Yang and Apostolos Gerasoulis; “DSC: Scheduling Parallel Tasks on an Unbounded Number of Processors;” Sep. 1994, vol. 5, No. 9, IEEE Transactions on Parallel and Distributed Systems.
William J. Dally, J. A. Stuart Fiske, John S. Keen, Richard A. Lethin, Michael D. Noakes, Peter R. Nuth, Roy E. Davison and Gregory A. Pyler; “The Message-Driven Processor: A Multicomputer Processing Node with Efficient Mechanisms;” Apr. 1992; pp. 24-39, IEEE Transactions on Parallel and Distributed Systems.
Quickturn Cobalt Webpage; “Quickturn Boosts Speed, Flexibility In CoBalt 2.0;” Apr. 20, 1998; pp. 1-4, San Jose, CA.
Allison David S.
Broughton Jeffrey M.
Burr James B.
Chen Liang T.
Cohen Earl T.
Osha & Liang LLP
Patel Nimesh
Perveen Rehana
Sun Microsystems Inc.
LandOfFree
Method and apparatus for simulation processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for simulation processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for simulation processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3636223