Method and apparatus for self-timed precharge of bit lines in a

Details Method and apparatus for self-timed precharge of bit lines in a Method and apparatus for self-timed precharge of bit lines in a

1996-11-08

1998-04-28

Nelms, David C.

Static information storage and retrieval

Read/write circuit

Precharge

36518902, 365210, 36523008, G11C 700

Patent

active

057454213

ABSTRACT:
A method and apparatus are disclosed for self-timing the precharge of bit lines (22) in a memory array. A reference column bit line (26) is charged to create a reference column voltage. The bit lines (22) in the memory array (12) are precharged until the reference voltage exceeds a first threshold.

REFERENCES:
patent: 4943945 (1990-07-01), Lai
patent: 4985864 (1991-01-01), Price
patent: 5349560 (1994-09-01), Suh et al.
patent: 5517454 (1996-05-01), Sato et al.

Affiliated with

Also associated with

Rating

Method and apparatus for self-timed precharge of bit lines in a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for self-timed precharge of bit lines in a , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for self-timed precharge of bit lines in a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1539453