Electrical computers and digital processing systems: memory – Address formation – Generating prefetch – look-ahead – jump – or predictive address
Reexamination Certificate
2006-07-11
2006-07-11
Padmanabhan, Mano (Department: 2188)
Electrical computers and digital processing systems: memory
Address formation
Generating prefetch, look-ahead, jump, or predictive address
C711S205000, C711S207000
Reexamination Certificate
active
07076635
ABSTRACT:
A method and apparatus for reducing instruction ITLB accesses. In one embodiment, the method may comprise generating a next virtual fetch address corresponding to an instruction fetch request and determining whether a current physical address translation is valid for the next virtual fetch address in response to its generation, wherein the determination may comprise detecting a change in the virtual page number of the next virtual fetch address relative to a virtual page number of a current virtual fetch address. The method may further comprise activating an ITLB circuit in response to determining that the current physical address translation is not valid for the next virtual fetch address, and performing the instruction fetch using the current physical address translation without activating the ITLB circuit in response to determining that the current physical address translation is valid for said next virtual fetch address.
REFERENCES:
patent: 5860145 (1999-01-01), Nogami
patent: 6079003 (2000-06-01), Witt et al.
patent: 6079005 (2000-06-01), Witt et al.
patent: 6324634 (2001-11-01), Yoshioka et al.
patent: 6604184 (2003-08-01), Zahir et al.
patent: 6646899 (2003-11-01), Yiu et al.
patent: 6678815 (2004-01-01), Mathews et al.
patent: 6681312 (2004-01-01), Mackawa
Kobayashi, Ryotaro et al., “A Cost-Effective Branch Target Buffer with a Two-Level Table Organization”, Proceedings of the Second International Symposium of Low-Power and High-Speed Chips (COOL Chips II), p. 267, Apr. 1999.
Butler Michael G.
Nelson S. Craig
Advanced Micro Devices , Inc.
Doan Duc T
Kivlin B. Noäl
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Padmanabhan Mano
LandOfFree
Method and apparatus for reducing instruction TLB accesses does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reducing instruction TLB accesses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing instruction TLB accesses will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3558496