Electrical computers and digital processing systems: support – Data processing protection using cryptography
Reexamination Certificate
2011-06-14
2011-06-14
Gee, Jason K (Department: 2434)
Electrical computers and digital processing systems: support
Data processing protection using cryptography
C713S169000, C380S037000, C380S255000
Reexamination Certificate
active
07962758
ABSTRACT:
A calculating apparatus, or system, having a plurality of stages, such as in a pipeline arrangement, has the clocking rail or conductor positioned alongside the stages. With a large number, i.e., hundreds, of stages arranged in parallel sub-arrays, the clocking conductor is snaked alongside the sub-arrays. In individual stages it is arranged that the shortest of the two calculations taking place in a stage, takes place in the return path. An array can be divided into separate sections for independent processing.
REFERENCES:
patent: 4797848 (1989-01-01), Walby
patent: 4839801 (1989-06-01), Nicely et al.
patent: 4916652 (1990-04-01), Schwarz et al.
patent: 5001661 (1991-03-01), Corleto et al.
patent: 5101431 (1992-03-01), Even
patent: 5210710 (1993-05-01), Omura
patent: 5313530 (1994-05-01), Iwamura
patent: 5321752 (1994-06-01), Iwamura et al.
patent: 5398284 (1995-03-01), Koopman, Jr. et al.
patent: 5414651 (1995-05-01), Kessels
patent: 5499299 (1996-03-01), Takenaka et al.
patent: 5513133 (1996-04-01), Gressel et al.
patent: 5600720 (1997-02-01), Iwamura et al.
patent: 5623683 (1997-04-01), Pandya
patent: 5666419 (1997-09-01), Yamamoto et al.
patent: 5724280 (1998-03-01), Davis
patent: 5742530 (1998-04-01), Gressel et al.
patent: 5805914 (1998-09-01), Wise et al.
patent: 5848159 (1998-12-01), Collins et al.
patent: 5867412 (1999-02-01), Suh
patent: 5923871 (1999-07-01), Gorshtein et al.
patent: 5982900 (1999-11-01), Ebihara et al.
patent: 5987489 (1999-11-01), Monier
patent: 6026421 (2000-02-01), Sabin et al.
patent: 6061706 (2000-05-01), Gai et al.
patent: 6088453 (2000-07-01), Shimbo
patent: 6088800 (2000-07-01), Jones et al.
patent: 6144743 (2000-11-01), Yamada et al.
patent: 6151393 (2000-11-01), Jeong
patent: 2003/0039355 (2003-02-01), McCanny et al.
patent: 2003/0198345 (2003-10-01), Van Buer
patent: WO 02/052777 (2002-07-01), None
“Modular Exponentiation on Reconfigurable Hardware,” by Thomas Blum (Thesis) Worcester Polytechnic Institute pp. 1-107 (1999).
Schubert, A., et al., “Reusable Cryptographic VLSI Core Based on the Safer K-128 Algorithm with 251.8 Mbit/s Throughput,”Signal Processing Systems, 1998, SIPS '98, 1998 IEEE Workshop on Cambridge, MA, USA Oct. 8-10, 1998, New York, New York, USA, IEEE, US, pp. 437-446, Germany XP010303746 ISBN: 0-7803-4997-0.
Gee Jason K
Hamilton, Brook, Smith & Reynolds, P.C
Mosaid Technologies Incorporated
LandOfFree
Method and apparatus for processing arbitrary key bit length... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for processing arbitrary key bit length..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for processing arbitrary key bit length... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2692583