Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent
1997-12-05
2000-05-23
Chung, Phung M.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
714724, G01R 3128
Patent
active
060676507
ABSTRACT:
A computer implemented process and system for effectively determining a set of sequential cells with a integrated circuit design that can be scan replaced (e.g. for design for test applications) to offer significant testability while still maintaining specified optimization (e.g., area and/or timing) constraints that are applicable to the design. The novel system selects sequential cells for scan replacement that offer best testability contribution while not selecting sequential cells for scan replacement that do not offer much testability contribution and/or are part of most critical paths within the design. The novel system is composed of a subtractive method and an additive method. The subtractive method inputs a fully scan replaced netlist (e.g., the sequential cells are scan replaced) that does not meet determined optimization constraints. The novel subtractive system unscans selected cells until the area and/or timing constraints are met. A flag indicates whether nor not timing is considered. Selection for unscanning is based on a testability cell list (TCL) that ranks cells by their degree of testability contribution; those cells with low degrees of testability are unscanned first. The additive process receives an unscanned netlist (original design) and scan replaces cells, using the TCL ranked list until optimization (e.g., area and/or timing) constraints of the design are violated. A flag indicates whether nor not timing is considered. The additive system iterates through the TCL list with the cells offering the most contribution for testability scan replaced first.
REFERENCES:
patent: 5396435 (1995-03-01), Ginetti
patent: 5459673 (1995-10-01), Carimean et al.
patent: 5463563 (1995-10-01), Bair et al.
patent: 5502661 (1996-03-01), Glunz
patent: 5544066 (1996-08-01), Rostoker et al.
patent: 5696771 (1997-12-01), Beausang et al.
Beausang James
Wagner Kenneth
Walker Robert
Chung Phung M.
Synopsys Inc.
LandOfFree
Method and apparatus for performing partial unscan and near full does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for performing partial unscan and near full, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing partial unscan and near full will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1844988