Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2006-08-08
2009-08-04
Lebentritt, Michael S (Department: 2829)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S625000, C438S642000, C438S656000, C438S725000, C438S745000, C257SE21027, C257SE21256, C257SE21259, C257SE21579
Reexamination Certificate
active
07569478
ABSTRACT:
In a method for manufacturing a semiconductor device having a dual damascene structure, a semiconductor substrate formed by stacking a trench mask and a via hole resist mask on an insulating film is loaded into a processing chamber, and a via hole is formed by etching the insulating film through the via hole resist mask. Then, the via hole resist mask is removed by an ashing process and a protective film is formed on an underlayer of the insulating film; Thereafter, a trench is formed by etching the insulating film through the trench mask, and the semiconductor substrate is unloaded from the processing chamber after the via hole forming step, the resist mask removing step, the protective film forming step and the trench forming step are completed in the processing chamber.
REFERENCES:
patent: 4666556 (1987-05-01), Fulton et al.
patent: 6165898 (2000-12-01), Jang et al.
patent: 6168726 (2001-01-01), Li et al.
patent: 6204166 (2001-03-01), McTeer
patent: 6350435 (2002-02-01), Alvarez Hernandez
patent: 6372636 (2002-04-01), Chooi et al.
patent: 6686293 (2004-02-01), Kim et al.
patent: 6800551 (2004-10-01), Nagahara et al.
patent: 6855629 (2005-02-01), Kim et al.
patent: 6913994 (2005-07-01), Guo et al.
patent: 7030028 (2006-04-01), Mori et al.
patent: 7192863 (2007-03-01), Zhijian et al.
patent: 7205225 (2007-04-01), Furukawa
patent: 2001/0008226 (2001-07-01), Hung et al.
patent: 2004/0005789 (2004-01-01), Jiwari et al.
patent: 2004/0058538 (2004-03-01), Park et al.
patent: 2004/0072430 (2004-04-01), Huang et al.
patent: 2001-135630 (2001-05-01), None
patent: 2004-111950 (2004-04-01), None
Lebentritt Michael S
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
Tokyo Electron Limited
LandOfFree
Method and apparatus for manufacturing semiconductor device,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for manufacturing semiconductor device,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for manufacturing semiconductor device,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4124651