Static information storage and retrieval – Read/write circuit – Differential sensing
Reexamination Certificate
2003-02-18
2004-02-10
Dinh, Son T. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Differential sensing
C365S189070, C365S208000, C365S210130
Reexamination Certificate
active
06690607
ABSTRACT:
BACKGROUND
The present disclosure is related to memory circuitry and, more particularly, to implementing memories that use low amounts of power.
As is well-known, memory or memory circuits are used in a seemingly endless host of applications. Memory may be included in a laptop computer, in a desktop computer, or in a server, just to name a few examples. Memory may also be employed in a set top box, in a cell phone, and a host of other possible applications. Reducing the power consumption associated with the use of such memories in these applications or devices continues to be a desirable goal. For example, in a mobile laptop platform or in a cell phone, reducing the power consumption associated with the use of memory may lengthen the battery or power supply life for the cell phone or the mobile laptop platform. There are, of course, many other advantages to reducing the power consumption associated with the use of memory, and this is just one example. A need, therefore, exists for the continued development of techniques to accomplish this goal.
REFERENCES:
patent: 5153535 (1992-10-01), Fairbanks et al.
patent: 5214654 (1993-05-01), Oosawa
patent: 5528544 (1996-06-01), Kohno
patent: 5627412 (1997-05-01), Beard
patent: 5729492 (1998-03-01), Campardo
patent: 5812860 (1998-09-01), Horden et al.
patent: 6054918 (2000-04-01), Holst
patent: 6144590 (2000-11-01), Markert et al.
patent: 6219290 (2001-04-01), Chang et al.
“Low Power Cache Opepation Through the Use of Partial Tag Comparison”, application No: 09/362,919, Filed: Jul. 27, 1999, Inventors: Burgess, Jr., et al. 29 Pgs.
“Method and Apparatus Providing Multiple Voltages and Frequencies Selectable Based on Real Time Criteria to Control Power Consumption”, application No. 09/668,952, Filed: Sep. 22, 2000, Inventors: Horden, et al.
Burgess, Jr. Richard J.
Clark Lawrence T.
Schaecher Mark A.
Wagner Kimberley E.
Dinh Son T.
Intel Corporation
Travis John F.
LandOfFree
Method and apparatus for low power memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for low power memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for low power memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3306849