Electrical computers and digital processing systems: processing – Processing control – Specialized instruction processing in support of testing,...
Reexamination Certificate
1999-11-04
2003-06-03
Coleman, Eric (Department: 2783)
Electrical computers and digital processing systems: processing
Processing control
Specialized instruction processing in support of testing,...
C703S022000
Reexamination Certificate
active
06574727
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates generally to an improved data processing system and, in particular, to a method and system for monitoring instruction execution within a processor in a data processing system.
2. Description of Related Art
In typical computer systems utilizing processors, system developers desire optimization of software execution for more effective system design. Usually, studies are performed to determine system efficiency in a program's access patterns to memory and interaction with a system's memory hierarchy. Understanding the memory hierarchy behavior helps in developing algorithms that schedule and/or partition tasks, as well as distribute and structure data for optimizing the system.
Within state-of-the-art processors, facilities are often provided which enable the processor to count occurrences of software-selectable events and to time the execution of processes within an associated data processing system. These facilities are known as the performance monitor of the processor. Performance monitoring is often used to optimize the use of software in a system. A performance monitor is generally regarded as a facility incorporated into a processor to monitor selected characteristics to assist in the debugging and analyzing of systems by determining a machine's state at a particular point in time. Often, the performance monitor produces information relating to the utilization of a processor's instruction execution and storage control. For example, the performance monitor can be utilized to provide information regarding the amount of time that has passed between events in a processing system. As another example, software engineers may utilize timing data from the performance monitor to optimize programs by relocating branch instructions and memory accesses. In addition, the performance monitor may be utilized to gather data about the access times to the data processing system's L1 cache, L2 cache, and main memory. Utilizing this data, system designers may identify performance bottlenecks specific to particular software or hardware environments. The information produced usually guides system designers toward ways of enhancing performance of a given system or of developing improvements in the design of a new system.
Events within the data processing system are counted by one or more counters within the performance monitor. The operation of such counters is managed by control registers, which are comprised of a plurality of bit fields. In general, both control registers and the counters are readable and writable by software. Thus, by writing values to the control register, a user may select the events within the data processing system to be monitored and specify the conditions under which the counters are enabled.
As one method of monitoring the execution of instructions in a processor, either for monitoring purposes or for debug purposes, a method called instructions sampling has been used. One or more instructions are selected, i.e. sampled, and detailed information about the sampled instruction is collected as the instructions execute. Existing instruction sampling techniques sample an instruction based on the instruction's location in an internal queue, which lacks the granularity or control necessary for robust monitoring of instruction execution.
Therefore, it would be advantageous to have a method and apparatus for accurately monitoring the execution of instructions within a processor. It would be further advantageous to have a method and apparatus for sampling particular types of instructions for monitoring.
SUMMARY OF THE INVENTION
A method and apparatus for selecting an instruction to be monitored within a pipelined processor in a data processing system is presented. A plurality of instructions are fetched, and the plurality of instructions are matched against at least one match condition to generate instructions that are eligible for sampling. The match conditions may include matching the opcode of an instruction, the pre-decode bits of an instruction, a type of instruction, or other conditions. The matched instructions may be marked using a match bit that accompanies the instruction through the selection process. The instructions eligible for sampling are then sampled to generate a sampled instruction. A sampled instruction may be marked with a sample bit that accompanies the instruction through the instruction execution process in order to monitor the sampled instruction while it is executing within the pipelined processor.
REFERENCES:
patent: 4231106 (1980-10-01), Heap et al.
patent: 5151981 (1992-09-01), Westcott et al.
patent: 5446876 (1995-08-01), Levine et al.
patent: 5493673 (1996-02-01), Rindos, III et al.
patent: 5528753 (1996-06-01), Fortin
patent: 5557548 (1996-09-01), Gover et al.
patent: 5572672 (1996-11-01), Dewitt et al.
patent: 5748855 (1998-05-01), Levine et al.
patent: 5790843 (1998-08-01), Borkenhagen et al.
patent: 5809450 (1998-09-01), Chrysos et al.
patent: 5968163 (1999-10-01), Narayan et al.
patent: 6006030 (1999-12-01), Dockser
patent: 6119075 (2000-09-01), Dean et al.
patent: 6148396 (2000-11-01), Chrysos et al.
Davidson Joel Roger
Derrick John Edward
Mericas Alexander Erik
Coleman Eric
McBurney Mark E.
Yee Duke W.
Yociss Lisa L. B.
LandOfFree
Method and apparatus for instruction sampling for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for instruction sampling for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for instruction sampling for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3157613