Error detection/correction and fault detection/recovery – Pulse or data error handling – Testing of error-check system
Patent
1998-09-02
2000-05-23
Chung, Phung M.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Testing of error-check system
G06F 1100
Patent
active
060676477
ABSTRACT:
One embodiment of the present invention includes an apparatus for inserting an error signal onto a bidirectional signal line. The apparatus includes a first switch for decoupling a first terminal of the bidirectional signal line from a second terminal of the bidirectional signal line, a second switch for coupling the error signal to the first terminal, and a third switch for coupling the error signal to the second terminal. The apparatus also includes a control unit for generating a switch enable signal. When the switch enable signal is deasserted, the first switch closes and the second and third switches open, such that the first terminal is coupled to the second terminal. When the switch enable signal is asserted, the first switch opens and the second and third switches close, such that the error signal is coupled to the first and second terminals.
REFERENCES:
patent: 4903270 (1990-02-01), Johnson et al.
patent: 5001712 (1991-03-01), Splett et al.
patent: 5058112 (1991-10-01), Namitz et al.
Chung Phung M.
Intel Corporation
Lane Thomas R.
LandOfFree
Method and apparatus for inserting an error signal onto a bidire does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for inserting an error signal onto a bidire, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for inserting an error signal onto a bidire will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1844970