Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
1999-01-08
2003-04-08
Thai, Tuan V. (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S124000, C711S146000
Reexamination Certificate
active
06546464
ABSTRACT:
COPYRIGHT NOTICE
A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, as it appears in the Patent and Trademark Office patent file or records, but otherwise expressly reserves all rights whatsoever in said copyright works.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to the field of data networking and, in particular, to a method and apparatus for increasing data rates in a data network while maintaining system coherency.
2. Background Information
As computer technology has evolved, so too has the use of data networks to communicatively couple computer systems together enabling them to communicate with one another. Data networks come in many different sizes and network topologies. From small peer-to-peer networks enabling multiple users of a small office to share data, to more formal local area networks (LAN), wide-area and global data networks (i.e., the Internet). As reliance on such computer networks has increased, so too has the data traffic and congestion experienced on such networks.
Those skilled in the art will appreciate that a lot of congestion occurs within the network devices used as network routing or switching points within the network core, e.g., routers, switches, bridges and the like. One reason for such congestion is the processing associated with the routing or switching decisions which are made, typically, on a frame by frame basis. That is, data packets are received and stored in a packet buffer(s) (e.g., system memory), analyzed and forwarded based on routing information contained within the packet, e.g., destination node address, as well as other network routing criteria, e.g., load balancing considerations. Another reason for the congestion is that many prior art input/output (I/O) busses are not optimized for network switching applications. As network traffic has increased, so too has the pressure to alleviate the bottlenecks associated with “core congestion”, i.e., the congestion caused by devices in the network core.
A necessary first step in alleviating the core congestion was to increase the number and processing capability of processors in core devices, thereby creating a multiprocessor environment in the network core devices. However, those skilled in the art will appreciate that having multiple processors access common memory space dramatically increases the complexity of the data management required, often referred to as system coherency. That is, when multiple processors have access to common memory space, steps must be taken to ensure that the data retrieved from a memory space is still valid data. Accordingly, prior art network devices relied on either hardware or software approaches to maintaining system coherency for data stored within the common data packet buffers. Although the move to multiprocessing system with either hardware or software methods for maintaining system coherency incrementally improved the congestion experienced at network nodes, such improvement was short-lived. That is, traffic over data networks is constantly increasing thus requiring new and improved network devices to manage such data and alleviate congestion bottlenecks.
Thus, a method and apparatus for increasing data rates while maintaining system coherency is required, unencumbered by the deficiencies and inherent limitations commonly associated with the network devices of the prior art. It will be apparent to those skilled in the art, from the description to follow, that the present invention achieves these and other desired results.
SUMMARY OF THE INVENTION
In accordance with the teachings of the present invention, a method and apparatus for increasing data rates in a data network while maintaining system coherency is provided. In particular, in accordance with one embodiment of the present invention, an apparatus comprising system memory and a cache memory maintain system coherency for data stored in a subset of memory elements utilizing software coherency control, while system coherency for all remaining memory elements is maintained utilizing hardware coherency control.
REFERENCES:
patent: 5263142 (1993-11-01), Watkins et al.
patent: 5313609 (1994-05-01), Baylor et al.
patent: 5675807 (1997-10-01), Iswandhi et al.
patent: 5907853 (1999-05-01), Jacobs et al.
patent: 5914953 (1999-06-01), Krause et al.
patent: 5987571 (1999-11-01), Shibata et al.
patent: 6073216 (2000-06-01), McDonald et al.
patent: 6094710 (2000-07-01), Arimilli et al.
Beaulieu Peter B.
Fortuna Michael W.
Miller Bruce D.
Provencher Roland T.
Rabinowitz Larnie S.
Blakely , Sokoloff, Taylor & Zafman LLP
Nortel Networks Limited
Thai Tuan V.
LandOfFree
Method and apparatus for increasing data rates in a data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for increasing data rates in a data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for increasing data rates in a data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3069115