Method and apparatus for implementing high speed memory

Details Method and apparatus for implementing high speed memory Method and apparatus for implementing high speed memory

2008-05-27

2008-05-27

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Read/write circuit

Precharge

C365S189011, C365S230030

Reexamination Certificate

active

07379363

ABSTRACT:
Various methods and apparatuses permit high speed reads of memory. Portions of data are copied and stored on other word lines. By reading a copy of data that is stored on memory cells accessed by a word line that is already precharged, a latency specification can be met which does not allow time for precharging a second word line.

REFERENCES:
patent: 5885870 (1999-03-01), Maiti et al.
patent: 6228779 (2001-05-01), Bloom et al.
patent: 6327209 (2001-12-01), Schaefer
patent: 6380033 (2002-04-01), He et al.
patent: 6413881 (2002-07-01), Aronowitz et al.
patent: 6417570 (2002-07-01), Ma et al.
patent: 6559007 (2003-05-01), Weimer
patent: 6621758 (2003-09-01), Cheung et al.
patent: 6684352 (2004-01-01), Pendurkar
patent: 2004/0003195 (2004-01-01), Takahashi et al.
patent: 2004/0006658 (2004-01-01), Chae et al.

Affiliated with

Also associated with

Rating

Method and apparatus for implementing high speed memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for implementing high speed memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for implementing high speed memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2765488