Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2005-02-22
2005-02-22
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S738000
Reexamination Certificate
active
06859902
ABSTRACT:
A testing method and circuit used to test high-speed communication devices on Automatic Test Equipment—ATE. The method and circuit provide a solution to testing very high speed (2.5 Gbps and above) integrated circuits. The circuit fans out the data streams from the output of the Device Under Test (DUT) to multiple tester channels which under-sample the streams. The testing method and circuit also allow for the injection of jitter into to the DUT at the output of the DUT. The skipping of data bits inherent in multi-pass testing is avoided by duplicating the tester resources to achieve effective real-time capture (saving test time and improving Bit Error Rate). Moreover the circuit synchronizes different DUTs with the timing of ATE hardware independent of DUT output data. Also, a calibration method is used compensate for differing trace lengths and propagation delay characteristics of test circuit components.
REFERENCES:
patent: 4984161 (1991-01-01), Hayashi
patent: 6327678 (2001-12-01), Nagai
patent: 6446228 (2002-09-01), Kobayashi
patent: 6532561 (2003-03-01), Turnquist et al.
patent: 6557128 (2003-04-01), Turnquist
patent: 6557133 (2003-04-01), Gomes
Dalal Wajih
Glenn Robert J.
Shimanouchi Masashi
West Burnell G.
Chaudry Mujtaba
Credence Systems Corporation
De'cady Albert
Wagner , Murabito & Hao LLP
LandOfFree
Method and apparatus for high speed IC test interface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for high speed IC test interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for high speed IC test interface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3484854