Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-12-11
2007-12-11
Iqbal, Nadeem (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
Reexamination Certificate
active
11009166
ABSTRACT:
A processing system may include an operating system (OS) and one or more specialized error handling modules to be registered with the OS after the processing system is powered on. The OS may also include a master policy module. The specialized error handling module may collect error data from a component of the processing system, and may generate abstracted error data, based at least in part on the collected error data. The master policy module may determine a recovery action to be taken, based at least in part on the abstracted error data. The OS may also include an error collection routine that calls one or more specialized error handling modules in response to detecting a hardware error. The error collection routine may also retrieve information from firmware in response to detecting the hardware error. Other embodiments are described and claimed.
REFERENCES:
patent: 5528750 (1996-06-01), Lubart et al.
patent: 6622261 (2003-09-01), Tien et al.
patent: 6745346 (2004-06-01), Quach et al.
patent: 6836855 (2004-12-01), Arndt
patent: 6842870 (2005-01-01), Austen et al.
patent: 6948094 (2005-09-01), Schultz et al.
patent: 7007200 (2006-02-01), Salem
patent: 2003/0126516 (2003-07-01), Komarla et al.
patent: 2004/0019835 (2004-01-01), Marisetty et al.
patent: 2004/0078667 (2004-04-01), Salem
patent: 2004/0139374 (2004-07-01), Meaney et al.
patent: 2004/0221189 (2004-11-01), Quach et al.
patent: 2006/0107125 (2006-05-01), Hsu et al.
U.S. Appl. No. 10/607,158, Identifying Affected Program Threads and Enabling Error Containment and Recovery, Yamada et al, unknown date.
www.only4gurus.com/3v/download.asp?ID=6316—Intel Itanium Processor Family Advanced Machine Check Architecture and Windows Server 2003.
http://sourcefrog.net/weblog/software/linus-kernal/ia64/mca.html—Jul. 28, 2003—IA-64 Machine Check Architecture.
www.intel.com/cd/ids/developer/asmo-na/eng/44023.htm?page=3—Intel and RASM Itanium Processor Family Machine Check Architecture, unknown date.
Brenden Scott
Cheung William
Kuramkote Rajendra
Marisetty Suresh
Yamada Koichi
Barre Michael R.
Intel Corporation
Iqbal Nadeem
LandOfFree
Method and apparatus for handling errors in a processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for handling errors in a processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for handling errors in a processing system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3897089