Method and apparatus for generating test pattern for sequential

Details Method and apparatus for generating test pattern for sequential Method and apparatus for generating test pattern for sequential

1992-04-15

1995-07-04

Voeltz, Emanuel T.

Excavating

371 223, 371 27, 364579, G06F 11263

Patent

active

054307368

ABSTRACT:
In an apparatus for generating a test pattern for a sequential logic circuit including a plurality of storage elements each storage element storing a logical value of one bit wherein logical values of bits of the plurality of storage elements being represented by a state, first external input values are generated so that a transition process is performed from a second state of the plurality of storage elements to a first state thereof, and second external input values are generated so hat a transition process is performed from a third state of the plurality of storage elements to the first state thereof. Thereafter, third external input values are generated so that a transition process is performed from a fourth state of the plurality of storage elements to the first state thereof. After setting the fourth state as the first state, name data of storage elements corresponding to bits of different states between the second and third states are stored in a storage unit. After setting the third state as the first state, there is increased a degree of requesting a scan operation for each of the storage elements, name data of which have been stored in the storage unit. Then, storage elements to be scanned are selected for generating an improved test pattern based on the degree of requesting the scan operation.

REFERENCES:
patent: 4716564 (1987-12-01), Hung et al.
patent: 4894830 (1990-01-01), Kawai
patent: 4991176 (1991-02-01), Dahbura et al.
patent: 5132974 (1992-07-01), Rosales
patent: 5291495 (1994-03-01), Udell, Jr.
Waicukauski et al., "ATPG for Ultra-Large Structured Designs," 1990 International Test Conference, IEEE, pp. 44-51.
"An Interactive Sequential Test Pattern Generation System", Razdan et al., 1989 International Test Conference, Washington, D.C., pp. 38-46.
"Test Generation for Sequential Circuits", IEEE Transactions on Computer-Aided Design, vol. 7, No. 10, Oct. 1988, Tony et al., pp. 1081-1093.
"Combinational Profiles of Sequential Benchmark Circuits", Brglez et al., IEEE 1989, Triangle Park, N.C., pp. 1929-1934.
"Concurrent Test Generation and Design for Testability", Cheng et al., IEEE 1989, Murray Hill, N.J., pp. 1935-1938.
"A Partial Scan Method for Sequential Circuits with Feedback", IEEE Transactions on Computers, vol. 39, No. 4, Apr. 1990, pp. 544-548.

Affiliated with

Also associated with

Rating

Method and apparatus for generating test pattern for sequential does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for generating test pattern for sequential , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating test pattern for sequential will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-766105